# Standard Products UT8Q512E 512K x 8 RadTol SRAM

#### Data Sheet November 11, 2008

# A passion for performance.

#### FEATURES

- □ 20ns maximum (3.3 volt supply) address access time
- □ Asynchronous operation for compatibility with industrystandard 512K x 8 SRAMs
- □ TTL compatible inputs and output levels, three-state bidirectional data bus
- Operational environment:
  - Total dose: 50 krads(Si)
  - SEL Immune 110 MeV-cm<sup>2</sup>/mg
  - SEU LET<sub>TH</sub> $(0.25) = 52 \text{ cm}^2 \text{ MeV}$
  - Saturated Cross Section 2.8E-8 cm<sup>2</sup>/bit -≤1.1E-9 errors/bit-day, Adams 90% worst case environment geosynchronous orbit
- □ Packaging:
  - 36-lead ceramic flatpack (3.831 grams)
- □ Standard Microcircuit Drawing 5962-99607
  - QML Q and V compliant part

#### INTRODUCTION

The UT8Q512E RadTol product is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable  $(\overline{E})$ , an active LOW Output Enable  $(\overline{G})$ , and three-state drivers.

Writing to the device is accomplished by taking Chip Enable  $(\overline{E})$ and Write Enable  $(\overline{W})$  inputs LOW. Data on the eight I/O pins  $(DQ_0 \text{ through } DQ_7)$  is then written into the location specified on the address pins  $(A_0 \text{ through } A_{18})$ . Reading from the device is accomplished by taking Chip Enable  $(\overline{E})$  and Output Enable  $(\overline{G})$  LOW while forcing Write Enable  $(\overline{W})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (DQ<sub>0</sub> through DQ<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{E}$  HIGH), the outputs are disabled ( $\overline{G}$  HIGH), or during a write operation ( $\overline{E}$  LOW and  $\overline{W}$  LOW).




Figure 1. UT8Q512E SRAM Block Diagram

			_
A0 🗕 🗕	1	36	NC NC
A1	2	35	A18
A2	3	34	A17
A3	4	33	A16
A4	5	32	A15
E	6	31	G
DQ0	7	30	DQ7
DQ1	8	29	DQ6
V <sub>DD</sub>	9	28	V <sub>SS</sub>
v <sub>ss</sub>	10	27	V <sub>DD</sub>
DQ2	11	26	DQ5
DQ3	12	25	DQ4
w	13	24	A14
A5	14	23	A13
A6	15	22	A12
A7	16	21	A11
A8	17	20	A10
A9	18	19	NC
			1

Figure 2. UT8Q512E 20ns SRAM Pinout (36)

#### PIN NAMES

A(18:0)	Address
DQ(7:0)	Data Input/Output
Ē	Chip Enable
W	Write Enable
G	Output Enable
V <sub>DD</sub>	Power
V <sub>SS</sub>	Ground

#### **DEVICE OPERATION**

The UT8Q512E has three control inputs called Chip Enable ( $\overline{E}$ ), Write Enable ( $\overline{W}$ ), and Output Enable ( $\overline{G}$ ); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0).  $\overline{E}$  controls device selection, active, and standby modes. Asserting  $\overline{E}$  enables the device, causes I<sub>DD</sub> to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory.  $\overline{W}$  controls read and write operations. During a read cycle,  $\overline{G}$ must be asserted to enable the outputs.

G	W	E	I/O Mode	Mode
$\mathbf{X}^{1}$	Х	1	3-state	Standby
Х	0	0	Data in	Write
1	1	0	3-state	Read <sup>2</sup>
0	1	0	Data out	Read

 Table 1. Device Operation Truth Table

Notes:

1. "X" is defined as a "don't care" condition.

2. Device active; outputs disabled.

#### **READ CYCLE**

A combination of  $\overline{W}$  greater than  $V_{IH}$  (min) and  $\overline{E}$  less than  $V_{IL}$  (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output.

SRAM Read Cycle 1, the Address Access in figure 4a, is initiated by a change in address inputs while the chip is enabled with  $\overline{G}$  asserted and  $\overline{W}$  deasserted. Valid data appears on data outputs DQ(7:0) after the specified t<sub>AVQV</sub> is satisfied. Outputs remain active throughout the entire cycle. As long as Chip Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t<sub>AVAV</sub>).

SRAM read Cycle 2, the Chip Enable - Controlled Access in figure 4b, is initiated by  $\overline{E}$  going active while  $\overline{G}$  remains asserted,  $\overline{W}$  remains deasserted, and the addresses remain stable for the entire cycle. After the specified t<sub>ETQV</sub> is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0).

SRAM read Cycle 3, the Output Enable - Controlled Access in figure 4c, is initiated by  $\overline{G}$  going active while  $\overline{E}$  is asserted,  $\overline{W}$  is deasserted, and the addresses are stable. Read access time is  $t_{GLQV}$  unless  $t_{AVQV}$  or  $t_{ETQV}$  have not been satisfied.

#### WRITE CYCLE

A combination of  $\overline{W}$  less than  $V_{IL}(max)$  and  $\overline{E}$  less than  $V_{IL}(max)$  defines a write cycle. The state of  $\overline{G}$  is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either  $\overline{G}$  is greater than  $V_{IH}(min)$ , or when  $\overline{W}$  is less than  $V_{IL}(max)$ .

Write Cycle 1, the Write Enable - Controlled Access in figure 5a, is defined by a write terminated by  $\overline{W}$  going high, with  $\overline{E}$  still active. The write pulse width is defined by  $t_{WLWH}$  when the write is initiated by  $\overline{W}$ , and by  $t_{ETWH}$  when the write is initiated by  $\overline{E}$ . Unless the outputs have been previously placed in the high-impedance state by  $\overline{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the nine bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable - Controlled Access in figure 5b, is defined by a write terminated by  $\overline{E}$  going inactive. The write pulse width is defined by t<sub>WLEF</sub> when the write is initiated by  $\overline{W}$ , and by t<sub>ETEF</sub> when the write is initiated by the  $\overline{E}$  going

active. For the  $\overline{W}$  initiated write, unless the outputs have been previously placed in the high-impedance state by  $\overline{G}$ , the user must wait t<sub>WLQZ</sub> before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

#### **OPERATIONAL ENVIRONMENT**

Table 2.Operational EnvironmentDesign Specifications1

Total Dose	50	krad(Si)
Heavy Ion Error Rate <sup>2</sup>	<u>≤</u> 1.1E-9	Errors/Bit-Day

Notes:

2. Adam's 0% worst case environment, Geosynchronous orbit, 100 mils of Aluminum.

The SRAM will not latchup during radiation exposure under recommended operating conditions.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup> (Referenced to V<sub>SS</sub>)

SYMBOL	PARAMETER	LIMITS
V <sub>DD</sub>	DC supply voltage	-0.5 to 7.0V
V <sub>I/O</sub>	Voltage on any pin	-0.5 to 7.0V
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation	1.0W
T <sub>J</sub>	Maximum junction temperature <sup>2</sup>	+150°C
Θ <sub>JC</sub>	Thermal resistance, junction-to-case	10°C/W
II	DC input current	±10 mA

Notes:

Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
 Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS
V <sub>DD</sub>	Positive supply voltage	3.0 to 3.6V
T <sub>C</sub>	Case temperature range	(C) screening: -55°C to +125°C (W) screening: -40°C to +125°C
V <sub>IN</sub>	DC input voltage	0V to V <sub>DD</sub>

#### DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)\*

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	(TTL)	2		V
V <sub>IL</sub>	Low-level input voltage	(TTL)		0.8	v
V <sub>OL1</sub>	Low-level output voltage	$I_{OL} = 6mA, V_{DD} = 3.0V (TTL)$		0.4	V
V <sub>OL2</sub>	Low-level output voltage	$I_{OL} = 200 \mu A, V_{DD} = 3.0 V (CMOS)$		0.08	V
V <sub>OH1</sub>	High-level output voltage	$I_{OH} = -3mA, V_{DD} = 3.0V (TTL)$	2.4		V
V <sub>OH2</sub>	High-level output voltage	$I_{OH} = -200 \mu A, V_{DD} = 3.0 V (CMOS)$	V <sub>DD</sub> - 0.10		V
C <sub>IN</sub> <sup>1</sup>	Input capacitance	f = 1MHz @ 0V		10	pF
C <sub>IO</sub> <sup>1</sup>	Bidirectional I/O capacitance	f = 1MHz @ 0V		12	pF
I <sub>IN</sub>	Input leakage current	$V_{IN} = V_{DD}$ and $V_{SS}$ , $V_{DD} = V_{DD}$ (max)	-2	2	μΑ
I <sub>OZ</sub>	Three-state output leakage current	$V_{O} = V_{DD}$ and $V_{SS}$ $V_{DD} = V_{DD}$ (max) $\overline{G} = V_{DD}$ (max)	-2	2	μΑ
I <sub>OS</sub> <sup>2, 3</sup>	Short-circuit output current	$V_{DD} = V_{DD} \text{ (max)}, V_O = V_{DD}$ $V_{DD} = V_{DD} \text{ (max)}, V_O = 0V$	-90	90	mA
I <sub>DD</sub> (OP) <sup>4</sup>	Supply current operating @ 1MHz	Inputs: $V_{IL} = 0.8V$ , $V_{IH} = 2.0V$ $I_{OUT} = 0mA$ $V_{DD} = V_{DD} (max)$		50	mA
I <sub>DD</sub> (OP) <sup>4</sup>	Supply current operating @50MHz	Inputs: $V_{IL} = 0.8V$ , $V_{IH} = 2.0V$ $I_{OUT} = 0mA$ $V_{DD} = V_{DD} (max)$		76	mA
I <sub>DD</sub> (SB) <sup>5</sup>	Supply current standby @0MHz	Inputs: $V_{IL} = V_{SS}$ $I_{OUT} = 0mA$ $\overline{E} = V_{DD} - 0.5$ $-55^{\circ}$ $-40^{\circ}C,$		10	mA
		$V_{DD} = V_{DD} (max)$ $V_{IH} = V_{DD} - 0.5V$ 125	°C	45	mA

-55°C to +125°C for (C) screening and -40°C to +125°C for (W) screening ( $V_{DD} = 3.3V \pm 0.3V$ )

Notes:

<sup>\*</sup> Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

<sup>2.</sup> Supplied as a design limit but not guaranteed or tested. 3. Not more than one output may be shorted at a time for maximum duration of one second. 4.  $\overline{G} = V_{1H}$ 

<sup>5.</sup> Post-radiation limits are the 125°C temperature limits when specified.

#### AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)\*

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>AVAV</sub> <sup>1</sup>	Read cycle time	20		ns
t <sub>AVQV</sub>	Read access time		20	ns
t <sub>AXQX</sub>	Output hold time	3		ns
t <sub>GLQX</sub>	$\overline{G}$ -controlled Output Enable time	3		ns
t <sub>GLQV</sub>	$\overline{G}$ -controlled Output Enable time (Read Cycle 3)		10	ns
t <sub>GHQZ</sub> <sup>2</sup>	$\overline{G}$ -controlled output three-state time		10	ns
t <sub>ETQX</sub> <sup>3</sup>	$\overline{E}$ -controlled Output Enable time	3		ns
t <sub>ETQV</sub> <sup>3</sup>	$\overline{E}$ -controlled access time		20	ns
t <sub>EFQZ</sub> <sup>1,2,4</sup>	$\overline{E}$ -controlled output three-state time		10	ns

-55°C to +125°C for (C) screening and -40°C to +125°C for (W) screening ( $V_{DD} = 3.3V \pm 0.3V$ )

- Notes: \* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
  1. Functional test.
  2. Three-state is defined as a 300mV change from steady-state output voltage (see Figure 3).
  3. The ET (chip enable true) notation refers to the falling edge of <u>E</u>. SEU immunity does not affect the read parameters.
  4. The EF (chip enable false) notation refers to the rising edge of <u>E</u>. SEU immunity does not affect the read parameters.






Figure 3. 3.3-Volt SRAM Loading




1.  $\overline{E}$  and  $\overline{G} \leq V_{IL}$  (max) and  $\overline{W} \geq V_{IH}$  (min)


Figure 4a. SRAM Read Cycle 1: Address Access




Assumptions:

1.  $\overline{G} \leq V_{IL}$  (max) and  $\overline{W} \geq V_{IH}$  (min)





1.  $\overline{E} \leq V_{IL}$  (max) and  $\overline{W} \geq V_{IH}$  (min)




## AC CHARACTERISTICS WRITE CYCLE (Pre/Post-Radiation)\*

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{AVAV}^{1}$	Write cycle time	20		ns
t <sub>ETWH</sub>	Chip Enable to end of write	20		ns
t <sub>AVET</sub>	Address setup time for write ( $\overline{E}$ - controlled)	0		ns
t <sub>AVWL</sub>	Address setup time for write ( $\overline{W}$ - controlled)	0		ns
t <sub>WLWH</sub>	Write pulse width	20		ns
t <sub>WHAX</sub>	Address hold time for write ( $\overline{W}$ - controlled)	0		ns
t <sub>EFAX</sub>	Address hold time for Chip Enable ( $\overline{E}$ - controlled)	0		ns
t <sub>WLQZ</sub> <sup>2</sup>	$\overline{W}$ - controlled three-state time		10	ns
t <sub>WHQX</sub>	$\overline{W}$ - controlled Output Enable time	4		ns
t <sub>ETEF</sub>	Chip Enable pulse width ( $\overline{E}$ - controlled)	20		ns
t <sub>DVWH</sub>	Data setup time	15		ns
t <sub>WHDX</sub>	Data hold time	2		ns
t <sub>WLEF</sub>	Chip Enable controlled write pulse width	20		ns
t <sub>DVEF</sub>	Data setup time	15		ns
t <sub>EFDX</sub>	Data hold time	2		ns
t <sub>AVWH</sub>	Address valid to end of write	20		ns
t <sub>WHWL</sub> <sup>1</sup>	Write disable time	5		ns

-55°C to +125°C for (C) screening and -40°C to +125°C for (E) screening ( $V_{DD} = 3.3V \pm 0.3V$ )


Notes:

\* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Functional test performed with outputs disabled (G high).
2. Three-state is defined as 300mV change from steady-state output voltage (see Figure 3).



2.  $\overline{G}$  high for t<sub>AVAV</sub> cycle.

Figure 5a. SRAM Write Cycle 1: Write Enable - Controlled Access




#### Assumptions & Notes:

1.  $\overline{G} \le V_{IL}$  (max). If  $\overline{G} \ge V_{IH}$  (min) then Q(7:0) will be in three-state for the entire cycle.

2. Either  $\overline{E}$  scenario above can occur.

3.  $\overline{G}$  high for t<sub>AVAV</sub> cycle.






Figure 6. AC Test Loads and Input Waveforms

Notes:

1. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input =  $V_{DD}/2$ ).




Figure 7. Low V<sub>DD</sub> Data Retention Waveform


#### DATA RETENTION CHARACTERISTICS (Pre-Radiation)\* (V<sub>DD</sub> = V<sub>DD</sub> (min), 1 Sec DR Pulse)

SYMBOL	PARAMETER	TEMP	MINIMUM	MAXIMUM	UNIT
V <sub>DR</sub>	V <sub>DD</sub> for data retention		2.0		V
I <sub>DDR</sub> <sup>1</sup>	Data retention current	-40°C		10	mA
		-55°C		10	mA
		25°C		10	mA
		125°C		45	mA
$t_{\rm EFR}^{1}$	Chip Enable to data retention time		0		ns
$t_R^1$	Operation recovery time		t <sub>AVAV</sub>		ns

Notes:

\* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019. 1.  $\overline{E} = V_{DR}$  all other inputs =  $V_{DR}$  or  $V_{SS}$ .

#### PACKAGING



1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.

- 2. The lid is electrically connected to  $V_{SS}$ .
- 3. Lead finishes are in accordance to MIL-PRF-38535.
- 4. Dimension are in accordance with MIL-PRF-38535.

5. Lead position and coplanarity are not measured.

6. ID mark symbol is vendor option: no alphanumerics. One or both ID methods may be used for Pin 1 ID.


7. Letter designators are in accordance with MIL-STD-1835.

8. Dimensions shown are in inches.

#### Figure 8. 36-pin Ceramic FLATPACK

#### **ORDERING INFORMATION**


#### 512K x 8 SRAM:



#### Notes:

- Lead finish (A,C, or X) must be specified.
   If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Aeroflex Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range flow per Aeroflex Manufacturing Flows Document. Devices are tested at -55°C, room temp, and +125°C. Radiation neither tested nor guaranteed.
- 5. Extended Industrial Temperature Range flow per Aeroflex Manufacturing Flows Document. Devices are tested at -40°C, room temp, and +125°C. Radiation neither tested nor guaranteed.

#### 512K x 8 SRAM: SMD



#### Notes:

1.Lead finish (A,C, or X) must be specified.

2.If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).

3. Total dose radiation must be specified when ordering.

#### Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced HiRel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

**SE AND MID-ATLANTIC** Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL

NORTHEAST

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. **CENTRAL** Tel: 719-594-8017 Fax: 719-594-8468



Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused