

ACT-DP16K32A

512K Dual-Port SRAM Module

Preliminary

Features

- High-density 512K CMOS Dual-Port SRAM module
- Fast access times
 - Commercial: 30, 35ns
 - Military: 40, 45ns
- MIL-PRF-38534 Compliant MCMs Available
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL-compatible
- Internal Decoupling Capacitors
- -55°C to +125°C Operating Temperature
- Packaging – Hermetic
 - 121 Pin PGA Package, 1.35" x 1.35" x .175"



Description

The Aeroflex ACTDP16K32A is a 16K x 32 high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic 121 pin PGA (Pin Grid Array) 1.35 inches using four 16K x 8 (IDT7006 Die) Dual-Port Static RAMs. The ACTDP16K32A module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64-bit or more word width systems. Using the Master/Slave approach in such system applications results in full-speed, error free operation without the need for additional discrete logic.


The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and INT.

Maximum access times as fast as 30ns are available over the commercial temperature range and 40ns over the military temperature range.

The ACT-DP16K32A is manufactured in Aeroflex's 80,000 square foot MIL-PRF-38534 certified facility in Plainview, N.Y.



Functional Block Diagram



Pin Names

Left Port	Right Port	Description
L_A (0-13)	R_A (0-13)	Address Inputs
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables
L_CS	R_CS	Chip Select
L_OE	R_OE	Output Enable
L_BUSY	R_BUSY	Busy Flag
L_INT	R_INT	Interrupt Flag
L_SEM	R_SEM	Semaphore Control
M/S		Master/Slave Control
VCC		Power
GND		Ground

Absolute Maximum Ratings¹

Symbol	Rating	Commercial	Military	Units
T _{TERM}	Terminal Voltage with respect to GND	-0.5 to 7	-0.5 to 7	V
T _C	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

Notes:

1. Stresses above those listed under "Absolute Maximums Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Temperature and Supply Voltage¹

Grade	Case Temperature	GND	Vcc
Military	-55 to +125°C	0V	5.0V±10%
Commercial	0 to +70°C	0V	5.0V±10%

Notes:

1. This is the parameter T_C.

Recommended DC Operating Conditions

Symbol	Parameter	Minimum	Maximum	Units
V _{CC}	Supply Voltage	+4.5	+5.5	V
GND	Supply Voltage	0	0	V
V _{IH}	Input High Voltage	2.2	6.0	V
V _{IL}	Input Low Voltage	-0.5 ¹	0.8	V

Notes:

1. V_{IL} ≥ -3.0V for pulse width less than 20ns.

DC Electrical Characteristics

(V_{CC} = 5.0V±10%, T_C = -55°C to +125°C or 0°C to +70°C)

Parameter	Sym	Conditions	Commercial		Military		Units
			Min	Max	Min	Max	
Output Low Voltage	V _{OL}	V _{CC} = Min, I _{OL} = 4 mA	-	0.4	-	0.4	V
Output High Voltage	V _{OH}	V _{CC} = Min, I _{OH} = -4 mA	2.4	-	2.4	-	V
Input Leakage Current (Address & Control)	I _{LI}	V _{CC} = Max, V _{IN} = GND to V _{CC}	-	40	-	40	µA
Input Leakage Current (Data)	I _{LD}	V _{CC} = Max, V _{IN} = GND to V _{CC}	-	10	-	10	µA
Output Leakage Current (Data)	I _{LO}	V _{CC} = Max, $\bar{CS} \geq V_{IH}$, V _{out} = GND to V _{CC}	-	10	-	10	µA
Dynamic Operating Current (Both Ports Active)	I _{CC2}	V _{CC} = Max, $\bar{CS} \leq V_{IL}$, \bar{SEM} = Don't Care, Outputs Open, f = f _{MAX}	-	1360	-	1600	mA
Standby Supply Current (Both Ports Active)	I _{SB}	V _{CC} = Max, L _{CS} and R _{CS} ≥ V _{IH} Outputs Open, f = f _{MAX}	-	280	-	340	mA
Standby Supply Current (One Port Active)	I _{SB1}	V _{CC} = Max, L _{CS} and R _{CS} ≥ V _{IH} Outputs Open, f = f _{MAX}	-	1000	-	1160	mA
Standby Supply Current (Both Ports Inactive)	I _{SB2}	L _{CS} and R _{CS} ≥ V _{CC} - 0.2V, V _{IN} > V _{CC} - 0.2V or < 0.2V L _{SEM} and R _{SEM} ≥ V _{CC} - 0.2V	-	60	-	120	mA

Capacitance¹

(Tc = +25°C, f = 1.0MHz)


Sym	Parameter	Conditions	Max	Units
CIN(1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
COUT	Output Capacitance (I/O)	VOUT = 0V	12	pF

NOTE:

- This parameter is guaranteed by design but not tested.


AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



*Includes scope and jig capacitance.

Figure 1 – Output Load



*Includes scope and jig capacitance.

Figure 2 – Output Load
(For tchz, tclz, tohz, tolz, twhz, tow)

AC Characteristics

(VCC = 5.0V ±10%, Tc = -55°C to +125°C or 0°C to +70°C)

Parameter	Sym	Commercial				Military				Units
		-030		-035		-040		-045		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle										
Read Cycle Time	t _{RC}	30	-	35	-	40	-	45	-	ns
Address Access Time	t _{AA}	-	30	-	35	-	40	-	45	ns
Chip Select Access Time	t _{ACS2}	-	35	-	35	-	35	-	35	ns
Output Enable Access Time	t _{OE}	-	17	-	20	-	22	-	25	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Output to Low-Z	t _{LZ1}	3	-	3	-	3	-	5	-	ns
Output to High-Z	t _{HZ1}	-	15	-	15	-	17	-	20	ns
Chip Select to Power Up Tim	t _{PU1}	0	-	0	-	0	-	0	-	ns
Chip Deselect to Power Up Time	t _{PD1}	-	50	-	50	-	50	-	50	ns
Sem. Flag Update Pulse (OE or SEM)	t _{SOP}	15	-	15	-	15	-	15	-	
Write Cycle										
Write Cycle Time	t _{WC}	30	-	35	-	40	-	45	-	ns
Chip Enable to End of Write	t _{CW2}	25	-	30	-	35	-	40	-	ns
Address Valid to End of Write	t _{AW}	25	-	30	-	35	-	40	-	ns
Address Set-Up Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t _{WP}	25	-	30	-	35	-	40	-	ns


AC Characteristics (con't)
 (V_{CC} = 5.0V ±10%, T_C = -55°C to +125°C or 0°C to +70°C)

Parameter	Sym	Commercial				Military				Units
		-030		-035		-040		-045		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Data Valid to End-of-Write	t _{DW}	22	-	25	-	25	-	25	-	ns
Data Hold Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output to High-Z	t _{HZ1}	-	15	-	15	-	17	-	20	ns
Output Active from End of Write	t _{OOW1}	0	-	0	-	0	-	0	-	ns
SEM Flag Write to Read Time	t _{SWRD}	10	-	10	-	10	-	10	-	ns
SEM Flag Contention Window	t _{SPS}	10	-	10	-	10	-	10	-	ns
Busy Cycle-Master Mode³										
BUSY Access Time to Address	t _{BAA}	-	30	-	35	-	35	-	35	ns
BUSY Disable Time to Address	t _{BDA}	-	25	-	30	-	30	-	30	ns
BUSY Access Time to Chip Select	t _{BAC}	-	25	-	30	-	30	-	30	ns
BUSY Disable Time to Chip Deselect	t _{BDC}	-	25	-	25	-	25	-	25	ns
Write Pulse to Data Delay	t _{WDD5}	-	55	-	60	-	65	-	70	ns
Write Data Valid to Read Data Delay	t _{DDD}	-	40	-	45	-	50	-	55	ns
Arbitration Priority Set-Up Time	t _{APS6}	5	-	5	-	5	-	5	-	ns
BUSY Disable to Valid Time	t _{BDD}	-	Note 9	-	Note 9	-	Note 9	-	Note 9	ns
Busy Cycle-Slave Mode⁴										
Write to BUSY Input	t _{WB7}	0	-	0	-	0	-	0	-	ns
Write Hold after BUSY	t _{WH8}	25	-	25	-	25	-	25	-	ns
Write Pulse to Data Delay	t _{WDD5}	-	55	-	60	-	65	-	70	ns
Interrupt Timing										
Address Set-Up Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Interrupt Set Time	t _{INS}	-	25	-	30	-	32	-	35	ns
Interrupt Reset Time	t _{INR}	-	25	-	30	-	32	-	35	ns


NOTES:

- This parameter is guaranteed by design but not tested.
- To access RAM, CS ≤ V_{IL} and SEM ≥ V_{IH}. To access semaphore, CS ≥ V_{IH} and SEM ≤ V_{IL}.
- When the module is being used in the Master Mode (M/S ≥ V_{IH}).
- When the module is being used in the Slave Mode (M/S ≤ V_{IL}).
- Port-to-Port delay through the RAM cells from the writing port to the reading port.
- To ensure that the earlier of the two ports wins.
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{WP} (actual).

Timing Waveform of Read Cycle No. 1, Either Side^{1,2,4}




Timing Waveform of Read Cycle No. 2, Either Side^{1,3,5}




NOTES:

1. R/W is HIGH for Read Cycles
2. Device is continuously enabled $\overline{CS} \leq V_{IL}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} \leq V_{IL}$
5. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
6. This parameter is guaranteed by design but not tested.

Timing Waveform of Write Cycle No. 1 ($\overline{R/W}$ Controlled Timing)^{1,2,4}




Timing Waveform of Write Cycle No. 2 (\overline{CS} Controlled Timing)^{1,2,4}



NOTES:


1. $\overline{R/W}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW $\overline{R/W}$.
3. t_{WR} is measured from the earlier of \overline{CS} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must be applied.
5. If the \overline{CS} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If \overline{OE} is LOW during a $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WP} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

Timing Waveform of Semaphore Read after Write, Either Side¹



NOTE:
1. $\overline{CS} \geq V_{IH}$ for the duration of the above timing (both write and read cycle).


Timing Waveform of Semaphore Contention^{1,3,4}



NOTES:

1. $DOR = DOL \leq V_{IL}$, $(L_{\overline{CS}} = R_{\overline{CS}}) \geq V_{IH}$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/W_A or \overline{SEMA} going HIGH to R/W_B or \overline{SEMB} going HIGH.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


Timing Waveform of Read with BUSY ($M/S \geq V_{IH}$)²



NOTES:

1. To ensure that the earlier of the two ports wins.
2. $(L_CS = R_CS) \leq V_{IL}$.
3. $\overline{OE} \leq V_{IL}$ for the reading port.


Timing Waveform of Write with Port-to-Port Delay ($M/S \leq V_{IH}$)^{1,2}




NOTES:

1. BUSY input equals HIGH for the writing port.
2. $(L_CS = R_CS) \leq V_{IL}$.


Timing Waveform of Write with **BUSY** Input ($M/S \leq V_{IL}$)



Timing Waveform of **BUSY** Arbitration (**CS** Controlled Timing) ¹




Timing Waveform of **BUSY** Arbitration (Controlled by Address Match Timing) ¹



NOTES:

1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

Timing Waveform of Interrupt Cycle ¹



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

Truth Table I – Non-Contention Read/Write Control ¹

Inputs				Outputs	Mode
CS	R/W	OE	SEM	I/O	Description
H	X	X	H	High-Z	Deselected or Power Down
L	L	X	H	Data_In	Write
L	H	L	H	Data_OUT	Read
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. The conditions for non-contention are L_A (0–13) ≠ R_A (0–13).
2. ↘ denotes a LOW to HIGH waveform transition.


Truth Table II – Semaphore Read/Write Control

Inputs ²				Outputs	Mode
CS	R/W	OE	SEM	I/O	Description
H	H	L	L	Data_OUT	Read Data in Semaphore Flag
L	↗	X	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	X	X	L	-	Not Allowed

Pin Numbers & Functions

121 Pins — PGA					
Pin #	Function	Pin #	Function	Pin #	Function
A1	L_IO24	D3	L_A4	K1	L_IO11
A2	L_IO26	D4	GND	K2	M/S
A3	L_IO28	D11	R_A4	K3	GND
A4	L_IO30	D12	R_IO20	K4	L_A10
A5	L_CS	D13	R_IO19	K5	L_A11
A6	L_OE	E1	L_IO17	K6	L_A12
A7	L_RW3	E2	L_IO18	K7	GND
A8	R_OE	E3	L_A5	K8	R_A12
A9	R_CS	E11	R_A5	K9	R_A11
A10	R_IO30	E12	R_IO18	K10	R_A10
A11	R_IO28	E13	R_IO17	K11	VCC
A12	R_IO26	F1	L_SEM	K12	GND
A13	R_IO24	F2	L_IO16	K13	R_IO11
B1	L_IO23	F3	L_A6	L1	L_IO10
B2	L_IO25	F11	R_A6	L2	L_IO8
B3	L_IO27	F12	R_IO16	L3	L_IO6
B4	L_IO29	F13	R_SEM	L4	L_IO4
B5	L_IO31	G1	L_BUSY	L5	L_IO2
B6	L_A0	G2	L_INT	L6	L_A13
B7	L_RW4	G3	GND	L7	R_RW4
B8	R_A0	G11	GND	L8	R_A13
B9	R_IO31	G12	R_INT	L9	R_IO2
B10	R_IO29	G13	R_BUSY	L10	R_IO4
B11	R_IO27	H1	L_RW1	L11	R_IO6
B12	R_IO25	H2	L_RW2	L12	R_IO8
B13	R_IO23	H3	L_A7	L13	R_IO10
C1	L_IO21	H11	R_A7	M1	L_IO9
C2	L_IO22	H12	R_RW2	M2	L_IO7
C3	VCC	H13	R_RW1	M3	L_IO5
C4	L_A3	I1	L_IO15	M4	L_IO3
C5	L_A2	I2	L_IO14	M5	L_IO1
C6	L_A1	I3	L_A8	M6	L_IO0
C7	GND	I11	R_A8	M7	R_RW3
C8	R_A1	I12	R_IO14	M8	R_IO0
C9	R_A2	I13	R_IO15	M9	R_IO1
C10	R_A3	J1	L_IO13	M10	R_IO3
C11	GND	J2	L_IO12	M11	R_IO5
C12	R_IO22	J3	L_A9	M12	R_IO7
C13	R_IO21	J11	R_A9	M13	R_IO9
D1	L_IO19	J12	R_IO12		
D2	L_IO20	J13	R_IO13		

Package Outline — 121 Pin PGA "P12"




Specification subject to change without notice



Sample Ordering Information

Model Number	Speed	Package
ACT-DP16K32A-030P12C	30ns	1.35 SQ PGA
ACT-DP16K32A-035P12C	35ns	1.35 SQ PGA
ACT-DP16K32A-040P12M	40ns	1.35 SQ PGA
ACT-DP16K32A-045P12M	45ns	1.35 SQ PGA

Part Number Breakdown



Specifications subject to change without notice

Aeroflex Circuit Technology
35 South Service Road
Plainview New York 11803
www.aeroflex.com

Telephone: (516) 694-6700
FAX: (516) 694-6715
Toll Free Inquiries: (800) 843-1553
E-Mail: sales-act@aeroflex.com