

# Logic Controlled, High-Side Power Switch

**ADP190** 

#### **FEATURES**

Low RDS<sub>oN</sub> of 105 m $\Omega$  @ 1.8 V Low input voltage range: 1.2 V to 3.6 V 500 mA continuous operating current Built-in level shift for control logic that can be operated by 1.2 V logic

Low 2  $\mu$ A (maximum) ground current Ultralow shutdown current: <1  $\mu$ A Ultrasmall 0.8 mm  $\times$  0.8 mm, 4-ball, 0.4 mm pitch WLCSP


### **APPLICATIONS**

Mobile phones
Digital cameras and audio devices
Portable and battery-powered equipment

#### **GENERAL DESCRIPTION**

The ADP190 is a high-side load switch designed for operation from 1.2 V to 3.6 V. This load switch provides power domain isolation for extended power battery life. The device contains a low on-resistance P-channel MOSFET that supports more than 500 mA of continuous current and minimizes power loss. The low 2  $\mu A$  (maximum) of ground current and ultralow shutdown current make the ADP190 ideal for battery-operated portable

#### TYPICAL APPLICATIONS CIRCUIT



equipment. The built-in level shifter for enable logic makes the ADP190 compatible with modern processors and GPIO controllers.

Beyond operating performance, the ADP190 occupies minimal printed circuit board (PCB) space with an area less than 0.64 mm² and a height of 0.60 mm. It is available in an ultrasmall 0.8 mm  $\times$  0.8 mm, 4-ball, 0.4 mm pitch WLCSP.

### ADP190 ww.DataSheet4U.com

# **TABLE OF CONTENTS**

Features	1
Applications	
Typical Applications Circuit	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
Thermal Data	4
Thermal Resistance	4
ESD Caution	4
Pin Configuration and Function Descriptions	5

(
8
9
9
9
1(
12
13
11

### **REVISION HISTORY**

1/09—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{\rm EN} = V_{\rm IN},\, I_{\rm LOAD} = 200$  mA,  $T_{\rm A} = 25^{\circ} \text{C},\, unless$  otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V <sub>IN</sub>	$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	1.2		3.6	٧
EN INPUT						
EN Input Threshold	$V_{\text{EN\_TH}}$	$1.1 \text{ V} \le V_{IN} \le 1.3 \text{ V}, T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	0.3		1.0	٧
		$1.3 \text{ V} < \text{V}_{\text{IN}} < 1.8 \text{ V}, \text{T}_{\text{J}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.4		1.2	٧
		$1.8 \text{ V} \le V_{IN} \le 3.6 \text{ V}, T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	0.45		1.2	V
Logic High Voltage	V <sub>IH</sub>	$1.1 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V}$	1.2			V
Logic Low Voltage	V <sub>IL</sub>	$1.1 \text{ V} \le \text{V}_{\text{IN}} \le 3.6 \text{ V}$			0.3	V
EN Input Pull-Down Resistance	R <sub>EN</sub>	$V_{IN} = 1.8 \text{ V}$		4		ΜΩ
CURRENT						
Ground Current <sup>1</sup>	$I_{GND}$	$V_{IN} = 3.6 \text{ V, VOUT open, T}_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			2	μΑ
Shutdown Current	I <sub>OFF</sub>	$V_{IN} = 1.8 \text{ V}, \text{EN} = \text{GND}$		0.1		μΑ
		$V_{IN} = 1.8 \text{ V, EN} = \text{GND, T}_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			2	μΑ
VIN to VOUT RESISTANCE	RDSon					
		$V_{IN} = 1.8 \text{ V}$ , $V_{IN} = 3.6 \text{ V}$ , $I_{LOAD} = 200 \text{ mA}$ , $EN = 1.5 \text{ V}$		80		mΩ
		V <sub>IN</sub> = 2.5 V, I <sub>LOAD</sub> = 200 mA, EN = 1.5 V		90		mΩ
		V <sub>IN</sub> = 1.8 V, I <sub>LOAD</sub> = 200 mA, EN = 1.5 V		105	130	mΩ
		$V_{IN} = 1.5 \text{ V}$ , $I_{LOAD} = 200 \text{ mA}$ , $EN = 1.5 \text{ V}$		125		mΩ
		V <sub>IN</sub> = 1.2 V, I <sub>LOAD</sub> = 200 mA, EN = 1 V		160		mΩ
VOUT TIME						
Turn-On Delay Time	ton_dly	$V_{IN} = 1.8 \text{ V}$ , $I_{LOAD} = 200 \text{ mA}$ , $EN = 1.5 \text{ V}$ , $C_{LOAD} = 1 \mu\text{F}$		5		μs
Turn-On Delay Time	t <sub>ON_DLY</sub>	$V_{IN} = 3.6 \text{ V}$ , $I_{LOAD} = 200 \text{ mA}$ , $EN = 1.5 \text{ V}$ , $C_{LOAD} = 1 \mu\text{F}$		1.5		μs

<sup>&</sup>lt;sup>1</sup> Ground current includes EN pull-down current.

### **TIMING DIAGRAM**




Figure 2. Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Parameter	Rating
VIN to GND Pins	-0.3 V to +3.6 V
VOUT to GND Pins	-0.3 V to V <sub>IN</sub>
EN to GND Pins	-0.3 V to +3.6 V
Continuous Drain Current	
$T_A = 25$ °C	±1 A
$T_A = 85$ °C	±500 mA
Continuous Diode Current	−50 mA
Storage Temperature Range	−65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP190 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that  $T_{\rm J}$  is within the specified temperature limits. In applications with high power dissipation and poor PCB thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature ( $T_I$ ) of the device is dependent on the ambient temperature ( $T_A$ ), the power dissipation of the device ( $P_D$ ), and the junction-to-ambient thermal resistance of the package ( $\theta_{IA}$ ).

Maximum junction temperature  $(T_I)$  is calculated from the ambient temperature  $(T_A)$  and power dissipation  $(P_D)$  using the formula

$$T_I = T_A + (P_D \times \theta_{IA})$$

Junction-to-ambient thermal resistance ( $\theta_{IA}$ ) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of  $\theta_{IA}$  may vary, depending on PCB material, layout, and environmental conditions. The specified values of  $\theta_{IA}$  are based on a 4-layer, 4 inch  $\times$  3 inch PCB. Refer to JESD51-7 and JESD51-9 for detailed information regarding board construction. For additional information, see the AN-617 application note,  $MicroCSP^{TM}$  Wafer Level Chip Scale Package.

 $\Psi_{JB}$  is the junction-to-board thermal characterization parameter with units of °C/W.  $\Psi_{JB}$  of the package is based on modeling and calculation using a 4-layer board. The JESD51-12 document, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances.  $\Psi_{JB}$  measures the component power flowing through multiple thermal paths rather than through a single path, as in thermal resistance ( $\theta_{JB}$ ). Therefore,  $\Psi_{JB}$  thermal paths include convection from the top of the package as well as radiation from the package, factors that make  $\Psi_{JB}$  more useful in real-world applications. Maximum junction temperature ( $T_{J}$ ) is calculated from the board temperature ( $T_{B}$ ) and the power dissipation ( $P_{D}$ ) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

Refer to JESD51-8, JESD51-9, and JESD51-12 for more detailed information about  $\Psi_{JB}.$ 

### THERMAL RESISTANCE

 $\theta_{JA}$  and  $\Psi_{JB}$  are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 3. Thermal Resistance** 

Package Type	$\Theta_{JA}$	$\Psi_{JB}$	Unit
4-Ball, 0.4 mm Pitch WLCSP	260	58.4	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
A1	VIN	Input Voltage.
B1	EN	Enable Input. Drive EN high to turn on the switch; drive EN low to turn off the switch.
A2	VOUT	Output Voltage.
B2	GND	Ground.

## TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\rm IN}$  = 1.8 V, EN =  $V_{\rm IN}$  >  $V_{\rm IH}$ ,  $I_{\rm LOAD}$  = 100 mA,  $T_{\rm A}$  = 25°C, unless otherwise noted.




Figure 4. RDS<sub>ON</sub> vs. Temperature (Includes  $\sim$ 15 m $\Omega$  Trace Resistance)




Figure 5. RDS<sub>ON</sub> vs. Input Voltage,  $V_{IN}$  (Includes ~15 m $\Omega$  Trace Resistance)




Figure 6. Voltage Drop vs. Load Current (Includes  $\sim$ 15 m $\Omega$  Trace Resistance)




Figure 7. Turn-On Delay vs. Input Voltage = 3.6 V




Figure 8. Turn-On Delay vs. Input Voltage = 1.8 V




Figure 9. Ground Current vs. Temperature




Figure 10. Ground Current vs. Input Voltage,  $V_{\text{IN}}$ 




Figure 11. Shutdown Current vs. Temperature

ADP190 ww.DataSheet4U.com

## THEORY OF OPERATION

The ADP190 is a high-side PMOS load switch. It is designed for supply operation from 1.2 V to 3.6 V. The PMOS load switch is designed for low on resistance, 105 m $\Omega$  at  $V_{\rm IN}$  = 1.8 V, and supports 500 mA of continuous current. It is a low ground current device with a nominal 4 M $\Omega$  pull-down resistor on its enable pin. The package is a space-saving 0.8 mm  $\times$  0.8 mm, 4-ball WLCSP.




Figure 12. Functional Block Diagram

ADP190

### APPLICATIONS INFORMATION

### **GROUND CURRENT**

The major source for ground current in the ADP190 is the 4  $M\Omega$  pull-down on the enable (EN) pin. Figure 13 shows typical ground current when  $V_{EN}$  =  $V_{IN}$  and  $V_{IN}$  varies from 1.2 V to 3.6 V.




Figure 13. Ground Current vs. Load Current

As shown in Figure 14, an increase in ground current can occur when  $V_{\text{EN}} \neq V_{\text{IN}}.$  This is caused by the CMOS logic nature of the level shift circuitry as it translates an EN signal  $\geq 1.2~V$  to a logic high. This increase is a function of the  $V_{\text{IN}}-V_{\text{EN}}$  delta.



Figure 14. Typical Ground Current when  $V_{EN} \neq V_{IN}$ 

### **ENABLE FEATURE**

The ADP190 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 15, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.




Figure 15. Typical EN Operation

As shown in Figure 15, the EN pin has built-in hysteresis. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds derive from the VIN voltage; therefore, these thresholds vary with changing input voltage. Figure 16 shows typical EN active/inactive thresholds when the input voltage varies from 1.2 V to 3.6 V.




Figure 16. Typical EN Pin Thresholds vs. Input Voltage,  $V_{IN}$ 

### **TIMING**

Turn-on delay is defined as the delta between the time that EN reaches >1.2 V until VOUT rises to ~10% of its final value. The ADP190 includes circuitry to set the typical 1.5  $\mu s$  turn-on delay at 3.6 V  $V_{\rm IN}$  to limit the  $V_{\rm IN}$  inrush current. As shown in Figure 17, the turn-on delay is dependent on the input voltage.




Figure 17. Typical Turn-On Delay Time with Varying Input Voltage

The rise time is defined as the delta between the time from 10% to 90% of VOUT reaching its final value. It is dependent on the RC time constant where C = load capacitance ( $C_{LOAD}$ ) and R = RDSoN||RLOAD. Because RDSoN is usually smaller than RLOAD, an adequate approximation for RC is RDSoN × CLOAD. The ADP190 does not need any input or load capacitor, but capacitors can be used to suppress the noise issues on the board. If significant load capacitance is connected, inrush current is a concern.




Figure 18. Typical Rise Time and Inrush Current with  $C_{LOAD} = 1 \mu F$ 




Figure 19. Typical Rise Time and Inrush Current with  $C_{LOAD} = 4.7 \, \mu F$ 

The turn-off time is defined as the delta between the time from 90% to 10% of VOUT reaching its final value. It is also dependent on the RC time constant.




Figure 20. Typical Turn-Off Time

#### THERMAL CONSIDERATIONS

In most applications, the ADP190 does not dissipate much heat due to its low on-channel resistance. However, in applications with high ambient temperature and load current, the heat dissipated in the package can be large enough to cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 1.

To guarantee reliable operation, the junction temperature of the ADP190 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air  $(\theta_{JA})$ . The  $\theta_{JA}$  value is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pin to the PCB. Table 5 shows typical  $\theta_{JA}$  values of the 4-ball WLCSP for various PCB copper sizes. Table 6 shows the typical  $\Psi_{JB}$  value of the 4-ball WLCSP.

Table 5. Typical  $\theta_{IA}$  Values for WLCSP

Copper Size (mm²)	θ <sub>JA</sub> (°C/W)
01	260
50	159
100	157
300	153
500	151

<sup>&</sup>lt;sup>1</sup> Device soldered to minimum size pin traces.

Table 6. Typical Ψ<sub>IB</sub> Values

• •			
Package	$\Psi_{JB}$	Unit	
4-Ball WLCSP	58.4	°C/W	

ADP190 ADP190

The junction temperature of the ADP190 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{1}$$

where:

 $T_A$  is the ambient temperature.

 $P_D$  is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(2)

where:

 $I_{LOAD}$  is the load current.

 $I_{GND}$  is the ground current.

 $V_{IN}$  and  $V_{OUT}$  are the input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_{I} = T_{A} + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$
(3)

As shown in Equation 3, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 21 to Figure 26 show junction temperature calculations for different ambient temperatures, load currents,  $V_{\rm IN}$  to  $V_{\rm OUT}$  differentials, and areas of PCB copper.




Figure 21. WLCSP, 500 mm<sup>2</sup> of PCB Copper,  $T_A = 25^{\circ}$ C




Figure 22. WLCSP, 100 mm<sup>2</sup> of PCB Copper,  $T_A = 25$ °C




Figure 23. WLCSP, 0 mm<sup>2</sup> of PCB Copper,  $T_A = 25$ °C




Figure 24. WLCSP, 500 mm<sup>2</sup> of PCB Copper,  $T_A = 50^{\circ}$ C




Figure 25. WLCSP, 100 mm<sup>2</sup> of PCB Copper,  $T_A = 50$ °C




Figure 26. WLCSP, 0 mm<sup>2</sup> of PCB Copper,  $T_A = 50$ °C

In cases where the board temperature is known, use the thermal characterization parameter,  $\Psi_{JB}$ , to estimate the junction temperature rise. Maximum junction temperature  $(T_J)$  is calculated from the board temperature  $(T_B)$  and power dissipation  $(P_D)$  using the formula

$$T_J = T_B + (P_D \times \Psi_{JB}) \tag{4}$$




Figure 27. WLCSP,  $T_B = 85^{\circ}C$ 

### **PCB LAYOUT CONSIDERATIONS**

Improve heat dissipation from the package by increasing the amount of copper attached to the pins of the ADP190. However, as listed in Table 5, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

It is critical to keep the input and output traces as wide and as short as possible to minimize the circuit board trace resistance.




Figure 28. WLCSP PCB Layout

# **OUTLINE DIMENSIONS**




Figure 29. 4-Ball Wafer Level Chip Scale Package [WLCSP] (CB-4-3) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADP190ACBZ-R7 <sup>1</sup>	−40°C to +85°C	4-Ball Wafer Level Chip Scale Package [WLCSP]	CB-4-3	L9C
ADP190CB-EVALZ <sup>1</sup>		Evaluation Board		

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

ADP190 www.bataSheet4U.com

# **NOTES**

# **NOTES**

ADP190 ww.DataSheet4U.com

**NOTES**