

# 256K (256K x 1-BIT) CMOS STATIC RAM PLASTIC SIP MODULE

**FUNCTIONAL BLOCK DIAGRAM** 

### **FEATURES:**

- High-density 256K (256K x 1) CMOS static RAM module
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR4) substrate
- Available in 28-pin SIP (single in-line package) for maximum space saving
- Fast access times: 25ns (max.) over commercial temperature
- Low power consumption
  - Dynamic: less than 600mW (typ.)
  - Full standby: less than 30mW (typ.)
- Utilizes IDT7187 high-performance 64K static RAMs produced with advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible

#### DESCRIPTION

The IDT7MP156 is a 256K (256K x 1-bit) high-speed static RAM module constructed on an epoxy laminate surface using four IDT7187 64K x 1 static RAMs in surface mount packages. Extremely fast speeds can be achieved with this technique due to use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS technology.

The 7MP family of surface mounted SIP technology is a costeffective solution allowing for very high packing density. The IDT7MP156 is offered in a 28-pin SIP (single in-line package). The IDT7MP156 can be mounted on 200 mil centers, yielding 1.25 megabits of memory in less than 3 square inches of board space.

The IDT7MP156 is available with maximum access times as fast as 25ns with maximum power consumption of 1.8 watts. The module also offers a full standby mode of 440mW (max.).


All inputs and outputs of the IDT7MP156 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.


> WF CS

CS

ᅈᇀ







## DIN NAMES

AINMIL	
A <sub>0</sub> -A <sub>15</sub>	Address Lines
D <sub>N</sub>	Data Input
Cour	Data Output
CE <sub>0-3</sub>	Chip Enable
WE <sub>0−3</sub>	Write Enable
Vcc	Power
GND	Ground

## NOTE:

1. For module dimensions, plese refer to module drawing M14 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

## **COMMERCIAL TEMPERATURE RANGE**

SIP **TOP VIEW** 

**JANUARY 1989** 

CS

WE

© 1989 Integrated Device Technology, Inc.

DSC-7005/1

### ABSOLUTE MAXIMUM RATINGS (9)

SYMBOL	RATING	VALUE	UNIT	
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧	
TA	Operating Temperature	0 to +70	°C	
TBIAS	Temperature Under Bias	-10 to +85	°C	
T <sub>STG</sub>	Storage Temperature	-55 to + 125	°C	
lout	DC Output Current	50	mA	

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress ratind only and functional operation of the device at these or any other ing only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2		6.0	٧
V <sub>IL</sub>	input Low Voltage	-0.5 <sup>(1)</sup>		8.0	V

#### NOTE:

1.  $V_{\rm IL}$  (min.) = -3.0V for pulse width less than 20ns.

## **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>cc</sub>
Commercial	0°C to +70°C	. OV	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5.0V \pm 10\%$ ,  $V_{CC}$  (Min.) = 4.5V,  $V_{CC}$  (Max.) = 5.5V,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ 

SYMBOL PARAMETER TEST CONDITIONS    I <sub>U</sub>   Input Leakage Current V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>		PARAMETER TEST CONDITIONS		IDT7M TYP. <sup>(1)</sup>		MAX. (3)	UNIT	
		V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>		_	15	15	μА	
ll <sub>LO</sub>	Output Leakage Current	Voc = Max., CS = ViH, Vout = GND to Voc		_	15	15	μA	
loci	Operating Power Supply Current	CS = V <sub>IL</sub> , V <sub>CC</sub> = Max., Output Open, f = 0		110	225	300	mA	
l <sub>CC2</sub>	Dynamic Operating Current	CS = V <sub>L</sub> , V <sub>CC</sub> = Max., Output Open, f = f <sub>MAX</sub>	_	120	245	330	mA	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> or (TTL Level) V <sub>CC</sub> = Max., Output Open		90	180	240	mA	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>IN</sub> ≥ V <sub>HC</sub> or V <sub>LC</sub> V <sub>CS</sub> = Max., Output Open	_	6	60	80	mA	
V <sub>OL</sub>	Output Low Voltage	t <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.			0.4	0.4	v	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4				<del></del>	

### NOTES:

- 1.  $V_{CC} = 5V$ ,  $T_A = +25$ °C
- 2. t<sub>AA</sub> = 35, 45, 45, 55ns
- 3. t<sub>AA</sub> = 25, 30ns

### **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
O Separation 1	




Figure 1. Output Load

Figure 2. Output Load (for t<sub>CLZ1,2</sub>, t<sub>OLZ</sub>, t<sub>CHZ1,2</sub>, t<sub>OHZ</sub>, tow, twHZ)

\*Including scope and jig.


## **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	IDT7MP MIN.	156S25 MAX.		P156S30 MAX.		156S35 MAX.	IDT7MF MIN.	156S45 MAX.	IDT7MP18 MIN.	66S55 MAX.	UNIT
READ CY	CLE											
t <sub>RC</sub>	Read Cycle Time	25	-	30		35		45		55		ns
t <sub>AA</sub>	Address Access Time	_	25		30		35		45		55	ns
t <sub>ACS</sub>	Chip Select Access Time	_	25		30		35		45		55	ns
t <sub>CLZ1, 2</sub> <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	-	5	_	5		5		ns
t <sub>CHZ</sub> (1)	Chip Select to Output in High Z		20	<u> </u>	25		25		30		30	ns
t <sub>OH</sub>	Output Hold from Address Change	5		5		5		5		5		ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0		0		0		0		0		ns
t <sub>PD</sub> (1)	Chip Deselect to Power Down Time	-	25	-	30		35		45	<u> </u>	55	ns
WRITE C	YCLE							•		,		
twc	Write Cycle Time	25		30		35		45		55	_	ns
t <sub>cw</sub>	Chip Selection to End of Write	25		25		30		40		50		ns
taw	Address Valid to End of Write	25		25		30		40		50		ns
t <sub>AS</sub>	Address Set-up Time	5		5	_	5		5	-	5	-	ns
twe	Write Pulse Width	20	_	20	_	25	_	35	_	45	-	ns
twe	Write Recovery Time	0	_	0		0		0		0		ns
t <sub>WHZ</sub> (1)	Write Enable to Output in High Z	_	20	_	25		25		30		30	ns
t <sub>DW</sub>	Data to Write Time Overlap	15	_	20		20		25		25	_	ns
t <sub>DH</sub>	Data Hold from Write Time	5		5		5		5		5		ns
t <sub>OW</sub> (1)	Output Active from End of Write	0		0	_	0		Г о		0	_	ns


### NOTE:

<sup>1.</sup> This parameter guaranteed but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



## TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $CS = V_{IL}$  and UB,  $LB = V_{IL}$  for 16 output active. 3. Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state. This parameter is sampled and not 100% tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) (1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 2, 3, 5)



### NOTES:


- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twe) of a low CS and a low WE.
- 3. t<sub>WR</sub> is measured from the earlier of CS or WE going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = OV	35	рF
Cout	Output Capacitance	V <sub>OUT</sub> = 0V	40	pF

### NOTE:

## ORDERING INFORMATION



<sup>1.</sup> This parameter is sampled and not 100% tested.