MICROCHIP

PIC16C5X

EPROM-Based 8-Bit CMOS Microcontroller Series

2

FEATURES

High-Performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions (200ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
  DC - 200ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 512 - 2K x 12 on-chip EPROM program memory
- 25 - 72 x 8 general purpose registers (SRAM)
- Seven special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features

- 12 - 20 I/O pins with individual direction control
- 8-bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power-On Reset
- Oscillator Start-up Timer
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
  - Low-cost RC oscillator: RC
  - Standard crystal/resonator: XT
  - High-speed crystal/resonator: HS
  - Power saving, low frequency crystal: LP

CMOS Technology

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide-operating voltage range:
  - Commercial: 2.5V to 6.25V
  - Industrial: 2.5V to 6.25V
  - Automotive: 2.5V to 6.0V
- Low-power consumption
  - < 2mA typical @ 5V, 4 MHz
  - 15µA typical @ 3V, 32 KHz
  - < 3µA typical standby current @ 3V, 0°C to 70°C

FIGURE A - PIN CONFIGURATIONS



Table of Contents

Table of Figures

Table of Tables

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family low-cost, high-performance, 8-bit, fully static, EPROM-based CMOS microcontrollers. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special microcontroller like features that reduce system cost and power requirements. The Power-On Reset and oscillator start-up timer eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost-saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliablity.

The UV-erasable cerdip-packaged versions are ideal for code development, while the cost-effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontroller while benefiting from the OTP flexibility.

The PIC16C5X products are supported by an assembler, a software simulator, an in-circuit emulator and a production quality programmer. All the tools are supported by IBM PC® and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

2

TABLE 1.0.1 - OVERVIEW OF PIC16C5X DEVICES

Part #	EPROM	RAM*	I/O	Package Options
PIC16C54	512 x 12	32 x 8	12	18L windowed CERDIP, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C55	512 x 12	32 x 8	20	28L windowed CERDIP, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP
PIC16C56	1K x 12	32 x 8	12	18L windowed CERDIP, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C57	2K x 12	80 x 8	20	28L windowed CERDIP, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP

* Including special function registers.

2.0 ARCHITECTURAL DESCRIPTION

2.1 Harvard Architecture

The PIC16C5X single-chip microcomputers are low-power, high-speed, full static CMOS devices containing EPROM, RAM, I/O and a central processing unit on a single chip.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide, while the program bus and program memory (EPROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16C5X series is given in Figure 2.1.1.

2.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.

FIGURE 2.1.1 - PIC16C5X SERIES BLOCK DIAGRAM



TABLE 2.1.1 - PIN FUNCTIONS

Name	Function
RA0 - RA3	I/O PORTA
RB0 - RB7	I/O PORTB
RC0 - RC7	I/O PORTC (C55/57 only)
RTCC	Real Time Clock/Counter
$\overline{MCLR}$	Master Clear
OSC1/CLKIN	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
VDD	Power supply
VSS	Ground
N/C	No (internal) Connection

2.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of up to 80 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM are directly addressable while a "banking" scheme, with banks of 16 bytes each, is employed to address larger data memories (Figure 4.2.1). Data can be addressed direct, or indirect using the file select register. Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs) and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration and the prescaler options.

2.4 Arithmetic/Logic Unit (ALU)

The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.5 Program Memory

Up to 512 words of 12-bit wide on-chip program memory (EPROM) can be directly addressed. Larger program memories can be addressed by selecting one of up to four available pages with 512 words each (Figure 4.3.1). Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



2

to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 PIC16C5X SERIES OVERVIEW

A wide variety of EPROM and RAM sizes, number of I/O pins, oscillator types, frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C5X Product Identification System" on the back page of this data sheet to specify the correct part number.

3.1 UV Erasable Devices

Four different device versions, as listed in Table 1.0.1, are available to accommodate the different EPROM, RAM, and I/O configurations. These devices are optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", "HS" or "LP". An erased device is configured as "RC" type by default. Depending on the selected oscillator type and frequency, the operating supply voltage must be within the same range as a OTP/QTP part would be specified for.

3.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption).

The program EPROM is erased, allowing the user to write the application code into it. In addition, the watchdog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The 16 special EPROM bits for ID code storage are also user programmable.

3.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

4.0 OPERATIONAL REGISTER FILES

4.1 Indirect Data Addressing(INDF)

This is not a physically implemented register. Addressing INDF calls for the contents of the File Select Register to be used to select a file register. INDF is useful as an indirect address pointer. For example, in the instruction ADDWF INDF, W will add the contents of the register pointed to by the FSR to the content of the W Register and place the result in W.

If INDF itself is read through indirect addressing (i.e. FSR = 0h), then 00h is read. If INDF is written to via indirect addressing, the result will be a NOP.

4.2 Real Time Clock/Counter Register (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 4.1.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See Section 7.5 for details. If the prescaler is assigned to the RTCC, instructions writing to RTCC (e.g. CLRF RTCC, or BSF RTCC,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines if RTCC is incremented internally or externally.

RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.

RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. The RTCC pin must not be left floating (tie to either VDD or VSS). This prevents unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), RTCC keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for RTCC are delayed by two instruction cycles. After writing to RTCC, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before RTCC is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF RTCC, CLRF RTCC). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF RTCC, W instruction is recommended. Timing diagrams in Figure 4.2.2 show RTCC read, write and increment timing.

4.2.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also, there is some delay from the occurance of the external clock edge to the actual incrementing of RTCC. Referring to Figure 4.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

FIGURE 4.1.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)



Notes: 1. Bits, RTE, RTS, PS2, PS1, PS0 are located in option register.
2. The prescaler is shared with Watchdog Timer (see Figure 9.0.1).

FIGURE 4.2.1 - PIC16C5X DATA MEMORY MAP



(*) NOT A PHYSICALLY IMPLEMENTED REGISTER. SEE SECTION 4.0 FOR DETAILS.

(**) FILE ADDRESS 7h IS A GENERAL PURPOSE REGISTER ON THE PIC16C54/C56

(***) BANK 0 IS AVAILABLE ON ALL MICROCONTROLLERS WHILE BANK 1 TO BANK 3 ARE ONLY AVAILABLE ON THE PIC16C57. (SEE SECTION 4.6 FOR DETAILS)

When no prescaler is used, PSOUT (Prescaler output, see Figure 4.1.1) is the same as RTCC clock input and therefore the requirements are:

TRTH = RTCC high time ≥ 2tosc + 20 ns

TRTL = RTCC low time ≥ 2tosc + 20 ns

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: PSOUT high time = PSOUT low time = N • TRT/2 where TRT = RTCC input period and N = prescale value (2, 4, ..., 256). The requirement is, therefore N • TRT/2 ≥ 2 tosc + 20 ns, or $T_{RT} \geq \frac{4\ tosc + 40\ ns}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10ns is required. In summary, the RTCC input requirements are:

TRT = RTCC period ≥ (4 tosc + 40ns)/N

TRTH = RTCC high time ≥ 10ns

TRTL = RTCC low time ≥ 10ns

Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 4.2.3, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ±4 tosc (±200 ns @ 20 MHz).

4.3 Program Counter

The program counter generates the addresses for up to 2048 x 12 on-chip EPROM cells containing the program instruction words (Figure 4.3.1).

Depending on the device type, the program counter and its associated two-level hardware stack is 9 - 11-bits wide.

TABLE 4.3.1 - PROGRAM COUNTER STACK WIDTH

Part #	PC width	Stack width
PIC16C54/PIC16C55	9-bit	9-bit
PIC16C56	10-bit	10-bit
PIC16C57	11-bit	11-bit

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

a) "GOTO" instructions allow the direct loading of the lower nine program counter bits (PC <8:0>). In case of PIC16C56/PIC16C57, the upper two bits of PC (PC<10:9>) are loaded with page select bits PA1, PA0 (bits 6,5 status register). Thus, GOTO allows jump to any location on any page.

b) "CALL" instructions load the lower 8-bits of the PC directly, while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack. In case of PIC16C56, PIC16C57, the upper 2-bits of PC (PC<10:9>) are loaded with Page Select bits PA1, PA0 (bits 6,5 status register).

FIGURE 4.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE



FIGURE 4.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2



c) "RETLW" instructions load the program counter with the top of stack contents.

d) If PC is the destination in any instruction (e.g. MOVWF PC, ADDWF PC, or BSF PC,5) then the computed 8-bit result will be loaded into the lower 8-bits of program counter. The ninth bit of PC will be cleared. In case of PIC16C56/PIC16C57, PC<10:9> will be loaded with Page Select bits PA1, PA0 (bits 6,5 in status register).

It should be noted that because bit 8 (ninth bit) of PC is cleared in CALL instruction or any instruction which writes to the PC (e.g. MOVWF PC), all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

MORE ON PROGRAM MEMORY PAGE SELECT (PIC16C56/PIC16C57 ONLY):

Incrementing the program counter when it is pointing to the last address of a selected memory page is also possible and will cause the program to continue in the next higher page. However, the page pre-select bits in f3 will not be changed, and the next "GOTO", "CALL", "ADDWF PC", "MOVWF PC" instruction will return to the previous page, unless the page pre-select bits have been updated under program control. For example, a "NOP" at location "1FF" (page 0) increments the PC to "200" (page 1). A "GOTO xxx" at "200" will return the program to address "xxx" on page "0" (assuming that the page preselect bits in file register STATUS are "0").

Upon a RESET condition, page 0 is pre-selected while the program counter addresses the last location in the last page. Thus, a "GOTO" instruction at this location will automatically cause the program to continue in page 0.

4.4 Stack

The PIC16C5X series employs a two-level hardware push/pop stack (Figure 4.3.1).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than two subsequent "CALL"s are executed, only the most recent two return addresses are stored.

For the PIC16C56 and PIC16C57, the page preselect bits of STATUS will be loaded into the most significant bits of the program counter. The ninth bit is always cleared to "0" upon a CALL instruction. This means that subroutine entry addresses have to be located always within the lower half of a memory page (addresses 000-0FF, 200-2FF, 400-4FF, 600-6FF). However, as the stack has always the same width as the PC, subroutines can be called from anywhere in the program.

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than two subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2. For the PIC16C56 and PIC16C57, the return will be always to the page from where the subroutine was called, regardless of the current setting of the page pre-select bits in file register STATUS. Note that the W register will be loaded with the literal value specified in the RETLW instruction. This is particularly useful for the implementation of "data" tables within the program memory.

2

FIGURE 4.2.3 - RTCC TIMING WITH EXTERNAL CLOCK



Notes:

1. Delay from clock input change to RTCC increment is 3 tosc to 7 tosc. (Duration of Q = tosc). Therefore, the error in measuring the interval between two edges on RTCC input = ± 4 tosc max.
2. External clock if no prescaler selected, Prescaler output otherwise.
3. The arrows indicate the points in time where sampling occurs.

FIGURE 4.3.1 - PROGRAM MEMORY ORGANIZATION



4.5 STATUS Word Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for larger program memories than 512 words (PIC16C56, PIC16C57).

The STATUS register can be destination for any instruction like any other register. However, the STATUS bits are set after the following write. Furthermore, $\overline{TO}$ and $\overline{PD}$ bits are not writable. Therefore, the result of an instruction with STATUS register as destination may be different than intended. For example, CLRF STATUS will clear all bits except for $\overline{TO}$ and $\overline{PD}$ and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the STATUS registers because these instructions do not affect any STATUS bit.

For other instructions, affecting any STATUS bits, see Section "Instruction Set Summary" (Table 10.0.1).

2

FIGURE 4.5.1 - STATUS WORD REGISTER



4.5.1 CARRY/BORROW AND DIGIT CARRY/ BORROW BITS:

The Carry bit (C) is a carry out in addition operation (ADDWF) and a borrow out in subtract operation (SUBWF).

It is also affected by RRF and RLF instructions. The following examples explain carry/borrow bit operation:

```
;SUBWF Example #1
;
clrf   0x20   ;f(20h)=0
movlw  1      ;wreg=1
subwf  0x20   ;f(20h)=f(20h)-wreg=0-1=FFh
              ;Carry=0: Result is negative
;
;SUBWF Example #2
movlw  0xFF   ;
movwf  0x20   ;f(20h)=FFh
clrw          ;wreg=0
subwf  0x20   ;f(20h)=f(20h)-wreg=FFh-
0=FFh
              ;Carry=1:Result is positive
;
```

The digit carry operates in the same way as the carry bit, i.e. it is a borrow in subtract operation.

4.5.2 TIME OUT AND POWER DOWN STATUS BITS ($\overline{TO}$, $\overline{PD}$)

The $\overline{TO}$ and $\overline{PD}$ bits in the STATUS register can be tested to determine if a RESET condition has been caused by a Watchdog Timer time-out, a power-up condition, or a wake-up from SLEEP by the Watchdog Wimer or $\overline{MCLR}$ pin.

These STATUS bits are only affected by events listed in Table 4.5.2.1.

TABLE 4.5.2.1 - EVENTS AFFECTING $\overline{PD}$/ $\overline{TO}$ STATUS BITS

Event	$\overline{TO}$	$\overline{PD}$	Remarks
Power-up	1	1	
WDT Timeout	0	X	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Note: A WDT timeout will occur regardless of the status of the $\overline{TO}$ bit. A SLEEP instruction will be executed, regardless of the status of the $\overline{PD}$ bit. Table 4.5.2.2 reflects the status of $\overline{PD}$ and $\overline{TO}$ after the corresponding event.

TABLE 4.5.2.2 - $\overline{PD}$/$\overline{TO}$ STATUS AFTER RESET

$\overline{TO}$	$\overline{PD}$	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
1	0	$\overline{MCLR}$ wake-up from SLEEP
1	1	Power-up
X	X	= Low pulse on $\overline{MCLR}$ input

Note: The $\overline{PD}$ and $\overline{TO}$ bit maintain their status (X) until an event of Table 4.5.2.1 occurs. A low-pulse on the $\overline{MCLR}$ input does not change the $\overline{PD}$ and $\overline{TO}$ status bits.

4.5.3 PROGRAM PAGE PRESELECT (PIC16C56, PIC16C57 ONLY)

Bits 5-6 of the STATUS register are defined as PAGE address bits PA0<1:0>, and are used to preselect a program memory page. When executing a GOTO, CALL, or an instruction with PC as destination (e.g. MOVWF PC), PA<1:0> are loaded into bit A<10:9> of the program counter, selecting one of the available program memory pages. The direct address specified in the instruction is only valid within this particular memory page.

RETLW instructions do not change the page preselect bits.

Upon a RESET condition, PA<2:0> are cleared to "0"s.

4.6 File Select Register (FSR)

PIC16C54/C55/C56

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling the INDF register in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.

PIC16C57 ONLY

Bits 5 and 6 of the FSR select the current data memory bank (Figure 4.2.1).

The lower 16 bytes of each bank are physically identical and are always selected when bit 4 of the FSR (in case of indirect addressing) is "0", or bit 4 of the direct file register address of the currently executing instruction is "0" (e.g. MOVWF 08).

Only if bit 4 in the above mentioned cases is "1", bits 5 and 6 of the FSR select one of the four available register banks with 16 bytes each.

Bit 7 is read-only and is always read as "one."

5.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF PORTB,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB, TRISC) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

5.1 PORTA

4-bit I/O register. Low order 4-bits only are used (RA0 - RA3). Bits 4 - 7 are unimplemented and read as "zeros."

5.2 PORTB

8-bit I/O register.

5.3 PORTC

PIC16C55/C57: 8-bit I/O register.

PIC16C54/C56: General purpose register.

5.4 I/O Interfacing

The equivalent circuit for an I/O port bit is shown in Figure 5.4.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be set to zero. For use as an input, the corresponding TRIS bit must be "one". Any I/O pin can be programmed individually as input or output.

2

FIGURE 5.4.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



5.5 I/O Programming Considerations

5.5.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and PORTB is re-output to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see Figure 5.5.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 5.5.2.1 - I/O PORT READ/WRITE TIMING



6.0 GENERAL PURPOSE REGISTERS

PIC16C54/C55/C56:

f08h - f1Fh: are general purpose register files.

PIC16C57 only:

f08h - f0Fh: are general purpose register files which are always selected, independent of bank select.
f10h - f1Fh: general purpose register files in memory bank 0.
f20h - f2Fh: physically identical to f00 - f0F.
f30h - f3Fh: general purpose register files in memory bank 1.
f40h - f4Fh: physically identical to f00 - f0F.
f50h - f5Fh: general purpose register files in memory bank 2.
f60h - f6Fh: physically identical to f00 - f0.
f70h - f7Fh: general purpose register files in memory bank 3.

7.0 SPECIAL PURPOSE REGISTERS

7.1 W Working Register

Holds second operand in two operand instructions and/ or supports the internal data transfer.

7.2 TRISA I/O Control Register For PORTA

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

7.3 TRISB I/O Control Register For PORTB

7.4 TRISC I/O Control Register For PORTC

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register PORTA, PORTB, or PORTC, respectively, out on the selected I/O pins.
These registers are "write-only" and are set to all "ones" upon a RESET condition.

7.5 OPTION Prescaler/RTCC Option Register

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6-bit wide. By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."

FIGURE 7.5.1 - OPTION REGISTER



8.0 RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog Timer timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as MCLR input is sensed to be high. This implies that in case of Power-On Reset with MCLR tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since MCLR is high). In case of MCLR reset, the OST will start when MCLR goes high. The nominal OST time-out period is 18ms. See Section 13.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC16C5X is defined as :

- The oscillator is running, or will be started (power-up or wake-up from SLEEP).
- All I/O port pins (RA0 - RA3, RB0 - RB7, RC0 - RC7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones" (1FFh in PIC16C54/55, 3FFh in PIC16C56 and 7FFh in PIC16C57).
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper-three bits (page select bits) in the STATUS Register are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a"low" level.

9.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the Watchdog Timer, respectively (Figure 9.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the Watchdog Timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF RTCC, MOVWF RTCC, BSF RTCC,x ....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

9.1 Switching Prescaler Assignment

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

```
1. MOVLW  B'xx0x0xxx'   ; Select internal clock and select new
2. OPTION               ; prescaler value. If new prescale value
                        ; is = '000' or '001', then select any other
                        ; prescale value temporarily.
3. CLRF 1               ; Clear RTCC and prescaler.
4. MOVLW  B'xxxx1xxx'   ; Select WDT, do not change prescale
                        ; value.
5. OPTION               ;
6. CLRWDT;              Clears WDT and prescaler.
7. MOVLW  B'xxxx1xxx'   ; Select new prescale value.
8. OPTION               ;
```

Steps 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

```
1. CLRWDT;              Clear WDT and prescaler
2. MOVLWB'xxxx0xxx'     ; Select RTCC, new prescale value
                        ; and clock source
3. OPTION               ;
```

FIGURE 9.0.1 - BLOCK DIAGRAM RTCC/WDT PRESCALER



10.0 BASIC INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 10.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC16C5X file registers is to be utilized by the instruction. For the PIC16C57, bits 5 and 6 in the FSR determine the selected register bank.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an 8- or 9-bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µsec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µsec.

Notes to Table 10.0.1

Note 1: The ninth bit of the program counter will be forced to a "zero" by any instruction that writes to the PC except for GOTO (e.g. CALL, MOVWF PC etc.). See Section 4.3 on page 8 for details.

Note 2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.

Note 3: The instruction "TRIS f" , where f = 5,6, or 7 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.

Note 4: If this instruction is executed on file register RTCC (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

TABLE 10.0.1 - INSTRUCTION SET SUMMARY

BYTE -ORIENTED FILE REGISTER OPERATIONS

(11-6)	(5)	(4 - 0)
OPCODE	d	f(FILE #)

d = 0 for destination W
d = 1 for destination f

Instruction-Binary (Hex)	Name	Mnemonic, Operands		Operation	Status Affected	Notes
0001 11df ffff 1Cf	Add W and f	**ADDWF**	f, d	W + f → d	C,DC,Z	1,2,4
0001 01df ffff 14f	AND W and f	**ANDWF**	f, d	W & f → d	Z	2,4
0000 011f ffff 06f	Clear f	**CLRF**	f	0 → f	Z	4
0000 0100 0000 040	Clear W	**CLRW**	-	0 → W	Z	
0010 01df ffff 24f	Complement f	**COMF**	f, d	$\bar{f}$ → d	Z	2,4
0000 11df ffff 0Cf	Decrement f	**DECF**	f, d	f -1 → d	Z	2,4
0010 11df ffff 2Cf	Decrement f,Skip if Zero	**DECFSZ**	f, d	f - 1 → d, skip if zero	None	2,4
0010 10df ffff 28f	Increment f	**INCF**	f, d	f + 1 → d	Z	2,4
0011 11df ffff 3Cf	Increment f,Skip if zero	**INCFSZ**	f, d	f + 1 → d, skip if zero	None	2,4
0001 00df ffff 10f	Inclusive OR W and f	**IORWF**	f, d	W v f → d	Z	2,4
0010 00df ffff 20f	Move f	**MOVF**	f, d	f → d	Z	2,4
0000 001f ffff 02f	Move W to f	**MOVWF**	f	W → f	None	1,4
0000 0000 0000 000	No Operation	**NOP**	-	-	None	
0011 01df ffff 34f	Rotate left f	**RLF**	f, d	f(n) → d(n+1), C → d(0), f(7) → C	C	2,4
0011 00df ffff 30f	Rotate right f	**RRF**	f, d	f(n) → d(n-1), C → d(7), f(0) → C	C	2,4
0000 10df ffff 08f	Subtract W from f	**SUBWF**	f, d	f - W → d [f + $\bar{W}$ + 1 → d]	C,DC,Z	1,2,4
0011 10df ffff 38f	Swap halves f	**SWAPF**	f, d	f(0-3) ↔ f(4-7) → d	None	2,4
0001 10df ffff 18f	Exclusive OR W and f	**XORWF**	f, d	W ⊕ f → d	Z	2,4

BIT- ORIENTED FILE REGISTER OPERATIONS

(11-8)	(7-5)	(4 - 0)
OPCODE	b(BIT #)	f(FILE #)

Instruction-Binary (Hex)	Name	Mnemonic, Operands		Operation	Status Affected	Notes
0100 bbbf ffff 4bf	Bit Clear f	**BCF**	f, b	0 → f(b)	None	2,4
0101 bbbf ffff 5bf	Bit Set f	**BSF**	f, b	1 → f(b)	None	2,4
0110 bbbf ffff 6bf	Bit Test f,Skip if Clear	**BTFSC**	f, b	Test bit (b) in file (f): Skip if clear	None	
0111 bbbf ffff 7bf	Bit Test f, Skip if Set	**BTFSS**	f, b	Test bit (b) in file (f): Skip if set	None	

LITERAL AND CONTROL OPERATIONS

(11-8)	(7 - 0)
OPCODE	k (LITERAL)

Instruction-Binary (Hex)	Name	Mnemonic, Operands		Operation	Status Affected	Notes
1110 kkkk kkkk Ekk	AND Literal and W	**ANDLW**	k	k & W→ W	Z	
1001 kkkk kkkk 9kk	Call subroutine	**CALL**	k	PC + 1 → Stack, k → PC	None	1
0000 0000 0100 004	Clear Watchdog timer	**CLRWDT**	-	0 → WDT (and prescaler, if assigned)	TO, PD	
101k kkkk kkkk Akk	Go To address (k is 9 bit)	**GOTO**	k	k → PC (9 bits)	None	
1101 kkkk kkkk Dkk	Incl. OR Literal and W	**IORLW**	k	k v W → W	Z	
1100 kkkk kkkk Ckk	Move Literal to W	**MOVLW**	k	k → W	None	
0000 0000 0010 002	Load OPTION register	**OPTION**	-	W → OPTION register	None	
1000 kkkk kkkk 8kk	Return,place Literal in W	**RETLW**	k	k → W, Stack → PC	None	
0000 0000 0011 003	Go into standby mode	**SLEEP**	-	0 → WDT, stop oscillator	TO, PD	
0000 0000 0fff 00f	Tristate port f	**TRIS**	f	W→ I/O control register f	None	3
1111 kkkk kkkk Fkk	Excl. OR Literal and W	**XORLW**	k	k ⊕ W → W	Z	

Notes: See previous page

10.1 Instruction Description

ADDWF ADD W to f

Syntax: ADDWF f,d

Encoding:

0001	11df	ffff

Words: 1

Cycles: 1

Operation: (W + f) → d

Status bits: C, DC, Z

Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW AND Literal and W

Syntax: ANDLW k

Encoding:

1110	kkkk	kkkk

Words: 1

Cycles: 1

Operation: (W .AND. k) → W

Status bits: Z

Description: The contents of W register are AND'ed with the 8-bit literal "k". The result is placed in the W register.

ANDWF AND W with f

Syntax: ANDWF f,d

Encoding:

0001	01df	ffff

Words: 1

Cycles: 1

Operation: (W .AND. f) → d

Status bits: Z

Description: AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

BCF Bit Clear f

Syntax: BCF f,b

Encoding:

0100	bbbf	ffff

Words: 1

Cycles: 1

Operation: 0 → f(b)

Status bits: None

Description: Bit "b" in register "f" is reset to 0.

BSF Bit Set f

Syntax: BSF f,b

Encoding:

0101	bbbf	ffff

Words: 1

Cycles: 1

Operation: 1 → f(b)

Status bits: None

Description: Bit "b" in register "f" is set to 1.

BTFSC Bit Test, skip if Clear

Syntax: BTFSC f,b

Encoding:

0110	bbbf	ffff

Words: 1

Cycles: 1(2)

Operation: skip if f(b) = 0

Status bits: None

Description: If bit "b" in register "f" is "0" then the next instruction is skipped.

If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a two-cycle instruction.

BTFSS Bit Test, skip if Set

Syntax: BTFSS f,b

Encoding:

0111	bbbf	ffff

Words: 1

Cycles: 1 (2)

Operation: skip if f(b) = 1

Status bits: None

Description: If bit "b" in register "f" is "1" then the next instruction is skipped.

If bit "b" is "1", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a two-cycle instruction.

CALL Subroutine Call

Syntax: CALL k

Encoding:

1001	kkkk	kkkk

Words: 1

Cycles: 2

Operation: PC + 1 → TOS; k → PC<7:0>, '0' → PC<8>, PA2, PA1, PA0 → PC<11:9>;

Status bits: None

2

Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eight bit value is loaded into PC bits <7:0>. PC bit 8 is cleared. PA<2:0> bits are loaded into PC <11:9>. CALL is a two cycle instruction.

CLRF Clear f

Syntax: CLRF f

Encoding:	0000	011f	ffff

Words: 1

Cycles: 1

Operation: 00h → f

Status bits: Z

Description: The contents of register "f" are set to 0.

CLRW Clear W Register

Syntax: CLRW

Encoding:	0000	0100	0000

Words: 1

Cycles: 1

Operation: 00h →W

Status bits: Z

Description: W registered is cleared. Zero bit (Z) is set.

CLRWDT Clear Watchdog Timer

Syntax: CLRWDT

Encoding:	0000	0000	0100

Words: 1

Cycles: 1

Operation: 00h →WDT, 0 → WDT prescaler,

Status bits: 1 → $\overline{TO}$, 1 → $\overline{PD}$

Description: CLRWDT instruction resets the Watchdog Timer.It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and $\overline{PD}$ are set.

COMF Complement f

Syntax: COMF f,d

Encoding:	0010	01df	ffff

Words: 1

Cycles: 1

Operation: $\bar{f}$ → d

Status bits: Z

Description: The contents of register "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in register "f".

DECF Decrement f

Syntax: DECF f,d

Encoding:	0000	11df	ffff

Words: 1

Cycles: 1

Operation: (f-1) → d

Status bits: Z

Description: Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d

Encoding:	0010	11df	ffff

Words: 1

Cycles: 1 (2)

Operation: (f - 1) → d; skip if result = 0

Status bits: None

Description: The contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k

Encoding:	101k	kkkk	kkkk

Words: 1

Cycles: 2

Operation: k → PC<8:0>, PA2, PA1, PA0

→ PC<11:9>;

Status bits: None

Description: The low order nine bits come from the immediate value. The upper-three bits are loaded from the PA <2:0> bits in the STATUS register.

INCF Increment f

Syntax: INCF f,d

Encoding:	0010	10df	ffff

Words: 1

Cycles: 1

Operation: (f + 1) → d

Status bits: Z

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

INCFSZ Increment f, skip if 0

Syntax: INCFSZ f,d

Encoding:

0011	11df	ffff

Words: 1

Cycles: 1 (2)

Operation: (f + 1) → d, skip if result = 0

Status bits: None

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.

IORLW Inclusive OR Literal with W

Syntax: IORLW k

Encoding:

1101	kkkk	kkkk

Words: 1

Cycles: 1

Operation: (W .OR. k) → W

Status bits: Z

Description: The contents of the W register are OR'ed with the 8-bit literal "k". The result is placed in the W register.

IORWF Inclusive OR W with f

Syntax: IORWF f,d

Encoding:

0001	00df	ffff

Words: 1

Cycles: 1

Operation: (W .OR. f) → d

Status bits: Z

Description: Inclusive OR the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

MOVF Move f

Syntax: MOVF f,d

Encoding:

0010	00df	ffff

Words: 1

Cycles: 1

Operation: (f) → d

Status bits: Z

Description: The contents of register "f" are moved. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

MOVLW Move Literal to W

Syntax: MOVLW k

Encoding:

1100	kkkk	kkkk

Words: 1

Cycles: 1

Operation: k → W

Status bits: None

Description: The 8-bit literal "k" is loaded into W register.

MOVWF Move W to f

Syntax: MOVWF f

Encoding:

0000	001f	ffff

Words: 1

Cycles: 1

Operation: W → f

Status bits: None

Description: Move data from W register to register "f".

NOP No Operation

Syntax: NOP

Encoding:

0000	0000	0000

Words: 1

Cycles: 1

Operation: No operation

Status bits: None

Description: No operation

OPTION Load Option Register

Syntax: OPTION

Encoding:

0000	0000	0010

Words: 1

Cycles: 1

Operation: W → OPTION;

Status bits: None

Description: The contents of the W register is loaded in the OPTION register.

2

RETLW Return Literal to W

Syntax: RETLW k

Encoding:	1000	kkkk	kkkk

Words: 1

Cycles: 2

Operation: k → W; TOS → PC;

Status bits: None

Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF Rotate Left f through Carry

Syntax: RLF f,d

Encoding:	0011	01df	ffff

Words: 1

Cycles: 1

Operation: f<n> → d<n+1>, f<7> → C, C → d<0>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in register "f".

RRF Rotate Right f through Carry

Syntax: RRF f,d

Encoding:	0011	00df	ffff

Words: 1

Cycles: 1

Operation: f<n> → d<n-1>, f<0> → C, C → d<7>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

SLEEP

Syntax: SLEEP

Encoding:	0000	0000	0011

Words: 1

Cycles: 1

Operation: 0 → PD, 1 → TO;
00h → WDT, 0 → WDT prescaler;

Status bits: $\overline{TO}$, $\overline{PD}$

Description: The power-down status bit ($\overline{PD}$) is cleared. Time-out status bit ($\overline{TO}$) is set. Watchdog Timer and its prescaler are cleared.
The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBWF Subtract W from f

Syntax: SUBWF f,d

Encoding:	0000	10df	ffff

Words: 1

Cycles: 1

Operation: (f-W) → d

Status bits: C, DC, Z

```
;SUBWF Example #1
;
clrf   0x20   ;f(20h)=0
movlw  1      ;wreg=1
subwf  0x20   ;f(20h)=f(20h)-wreg=0-1=FFh
              ;Carry=0; Result is negative
;
;SUBWF Example #2
;
movlw  0xFF   ;
movwf  0x20   ;f(20h)=FFh
clrw          ;wreg=0
subwf  0x20   ;f(20h)=f(20h)-wreg=FFh-
0=FFh
              ;Carry=1:Result is positive
;
```

Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

SWAPF Swap f

Syntax: SWAPF f,d

Encoding:	0011	10df	ffff

Words: 1

Cycles: 1

Operation: f<0:3> → d<4:7>, f<4:7> → d<0:3>;

Status bits: None

Description: The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".

TRIS Load TRIS Register

Syntax: TRIS f

Encoding:	0000	0000	0fff

Words: 1

Cycles: 1

Operation: W → TRIS register f;

Status bits: None

Description: TRIS register f (f = 5, 6 or 7) is loaded with the contents of the W register.

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:	1111	kkkk	kkkk

Words: 1

Cycles: 1

Operation: (W .XOR. k) → W

Status bits: Z

Description: The contents of the W register are XOR'ed with the 8-bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:	0001	10df	ffff

Words: 1

Cycles: 1

Operation: (W .XOR. f) → d

Status bits: Z

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

11.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special EPROM fuse which is not part of the normal program memory EPROM.

11.1 WDT Period

The WDT has a nominal time-out period of 18ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler count, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit, $\overline{TO}$, in the STATUS register, will be cleared upon a Watchdog Timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please refer to the graphs in Section 18.0 and DC specs for more details.

11.2 WDT Programming Considerations

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

12.0 OSCILLATOR CIRCUITS

2

12.1 Oscillator Types

The PIC16C5X series is available with four different oscillator options. On windowed devices, a particular oscillator circuit can be selected by programming the configuration EPROM accordingly. On OTP and QTP devices, the oscillator configuration is programmed by the factory and the parts are tested only to the according specifications.

12.2 Crystal Oscillator

The PIC16C5X-XT, -HS, or LP needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 12.2.1). XT = Standard crystal oscillator, HS = High speed crystal oscillator. The series resistor RS may be required for the "HS" oscillator, especially at lower than 20 MHz oscillation frequency. It may also be required in XT mode with AT strip-cut type crystals to avoid overdriving.

12.3 RC Oscillator

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 12.3.1 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 5 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See the table in Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 12.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP TYPES ONLY)



Rs may be required in HS and XT modes for AT strip-cut crystals to avoid overdriving. See Tables 12.2.1 and 12.2.2 for recommended values of C1, C2 per oscillator type and frequency.

TABLE 12.2.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	8.0 MHz	20 - 200 pF

FIGURE 12.2.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP TYPES ONLY)



TABLE 12.2.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 12.3.1 - RC OSCILLATOR (RC TYPE ONLY)



FIGURE 13.1.1 - EXTERNAL POWER ON RESET CIRCUIT



Notes:

1. External power on reset circuit is required only if VDD power-up slope is too slow or if a low frequency crystal oscillator is being used that need a long start-up time. The diode D helps discharge the capacitor quickly when VDD powers down.
2. R < 40 KΩ must be observed to make sure that voltage drop across R does not exceed 0.2 V (max leakage current spec on MCLR pin is 5 μA). A larger voltage drop will degrade VIH level on MCLR pin.
3. R1= 100Ω to 1KΩ will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to ESD or EOS.

FIGURE 13.1.2 - BROWN OUT PROTECTION CIRCUIT



Notes:

1. This circuit will activate reset when VDD goes below (VZ + 0.7 V) where VZ = Zener voltage.

FIGURE 13.1.3 - BROWN OUT PROTECTION CIRCUIT



Notes:

1. This brown circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$VDD \cdot \frac{R1}{R1 + R2} = 0.7\ V.$$

13.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18ms after the voltage on the MCLR pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a Watchdog Timer timeout. This is particularly important for applications using the WDT to awake the PIC16C5X from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18ms to start-up and stabilize.

13.1 Power-On Reset (POR)

The PIC16C5X incorporates an on chip Power-On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to VDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 13.1.4. The Power-On Reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see Figure 13.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18ms, it will reset the reset-latch and thus end the on-chip reset signal.

Figures 13.1.5 and 13.1.6 are two power-up situations with relatively fast rise time on VDD. In Figure 13.1.5, VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset tOST ms after MCLR goes high. In Figure 13.1.6, the on chip Power-On Reset feature is being utilized (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. Figure 13.1.7 depicts a potentially problematic situation where VDD rises too slowly. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly.

To summarize, the on-chip Power-On Reset is guaranteed to work if the rate of rise of VDD is no slower than 0.05 V/ms. It is also necessary that the VDD starts from 0V. The on-chip Power-On Reset is also not adequate for low frequency crystals which require much longer than 18ms to start-up and stabilize. For such situations, we recommend that external RC circuits are used for longer Power-On Reset.

2

FIGURE 13.1.4 - SIMPLIFIED POWER ON RESET BLOCK DIAGRAM



FIGURE 13.1.5 - USING EXTERNAL RESET INPUT



Note 1: The tost time-out is invoked every time the chip comes out of reset.

FIGURE 13.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)



FIGURE 13.1.7 - USING ON-CHIP POR (SLOW VDD RISE TIME)



When VDD rises slowly, the internal time-out period expires long before VDD has reached its final value. In this example, the chip will reset properly if, and only if, V1≥ VDDMIN.

14.0 POWER DOWN MODE (SLEEP)

The power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the bit $\overline{PD}$ in the STATUS register is cleared, the $\overline{TO}$ bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at VDD or Vss for lowest current consumption.

The $\overline{MCLR}$ pin must be at VIHMC.

14.1 Wake-Up

The device can be awakened by a Watchdog Timer timeout (if it is enabled) or an externally applied "low" pulse at the $\overline{MCLR}$ pin. In both cases the PIC16C5X will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on $\overline{MCLR}$ or WDT timeout) before normal program execution resumes.

The $\overline{PD}$ bit in the STATUS register, which is set to one during power-on , but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power-down mode (Table 4.5.1.2). The $\overline{TO}$ bit in the STATUS register can be used to determine if the "wake up" was caused by an external $\overline{MCLR}$ signal or a Watchdog Timer timeout.

NOTE: Some applications may require external R/C networks on the $\overline{MCLR}$ pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power-down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the PIC16C5X will be in RESET only for the Oscillator Start-up Timer period.

15.0 CONFIGURATION FUSES

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type, one is the Watchdog Timer enable fuse, and one is the code protection fuse.

OTP or QTP devices have the oscillator configuration programmed by the factory and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC", "HS" or "LP" following the part number to identify the oscillator type and operating range.

15.1 Customer ID Code

The PIC16C5X series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution.

15.2 Code Protection

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

When code protected, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 040h and above are protected against programming.

It is still possible to program locations 000h - 03Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

15.2.1 Verifying a Code-protected Part

When code protected verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

a. First, program and verify a good device without code protecting it.
b. Next, blow its code protection fuse and then load its contents in a file.
c. Verify any code-protected Part against this file.

16.0 ELECTRICAL CHARACTERISTICS

16.1 Absolute Maximum Ratings*

Ambient temperature under bias ..... -55°C to +125°C
Storage Temperature ..... - 65°C to +150°C
Voltage on any pin with respect to Vss
(except VDD and MCLR) ..... -0.6V to VDD +0.6 V
Voltage on VDD with respect to Vss ..... 0 to +7.5 V
Voltage on MCLR with respect to Vss
(Note 2) ..... 0 to +14 V
Total power Dissipation (Note 1) ..... 800 mW
Max. Current out of Vss pin ..... 150 mA
Max. Current into VDD pin ..... 50 mA
Max. Current into an input pin ..... ±500 µA
Input clamp current, IIK (VI<0 or VI>VDD) ..... ±20 mA
Output clamp current, IOK (V0<0 or V0>VDD) . ±20 mA
Max. Output Current sinked by any I/O pin ..... 25 mA
Max. Output Current sourced by any I/O pin .... 20 mA
Max. Output Current sourced by a single
I/O port (Port A, B, or C) ..... 40 mA
Max. Output Current sinked by a single
I/O port (Port A, B, or C) 50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:
$Pdis = VDD \times \{IDD - \sum Ioh\} + \sum\{(VDD-Voh) \times Ioh\} + \sum(Vol \times Iol)$
2. Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

2

TABLE 16.2 - PIN DESCRIPTIONS

Name	Function	Description
RA0 - RA3	I/O PORTA	Four input/output lines.
RB0 - RB7	I/O PORTB	Eight input/output lines.
RC0 - RC7	I/O PORTC	Eight input/output lines, (PIC16C55/C57 only).
RTCC	Real Time Clock/Counter	Schmitt Trigger Input. Clock input to RTCC register. Must be tied to Vss or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption.
MCLR	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition for the PIC16C5X microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XT", "HS" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.
VDD	Power supply	
Vss	Ground	
N/C	No (internal) Connection	

16.3 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial)

DC CHARACTERISTICS, POWER SUPPLY PINS	Standard Operating Conditions Operating temperature 0 ≤ TA ≤ +70°C, unless otherwise stated Operating voltage VDD = 3.0V to 5.5V unless otherwise stated					
Characteristic	**Sym**	**Min**	**Typ (Note 1)**	**Max**	**Units**	**Conditions**
Supply Voltage						
PIC16C5X-XT	VDD	3.0		6.25	V	FOSC = DC to 4 MHz
PIC16C5X-RC		3.0		6.25	V	FOSC = DC to 4 MHz
PIC16C5X-HS		4.5		5.5	V	FOSC = DC to 20 MHz
PIC16C5X-LP		2.5		6.25	V	FOSC = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See Section 13.1 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See Section 13.1 for details on power on
Supply Current (Note 2)						
PIC16C5X-XT	IDD		1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-RC (Note 5)			1.8	3.3	mA	FOSC = 4 MHz , VDD = 5.5V
PIC16C5X-HS			4.8	10	mA	FOSC =10 MHz, VDD = 5.5V
			9.0	20	mA	FOSC = 20 MHz, VDD = 5.5V
PIC16C5X-LP			15	32	µA	FOSC = 32 KHz, VDD=3.0V, WDT disabled
Power Down Current (Note 4)						
PIC16C5X	IPD		4	12	µA	VDD = 3.0V, WDT enabled
			0.6	9	µA	VDD = 3.0V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, $\overline{MCLR}$ = VDD; WDT enabled/disabled as specified.
b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

16.4 DC CHARACTERISTICS: PIC16C5XI-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions Operating temperature -40 ≤ TA ≤ +85°C, unless otherwise stated Operating voltage VDD = 3.5V to 5.5V unless otherwise stated				
Characteristic	**Sym**	**Min**	**Typ (Note 1)**	**Max**	**Units**	**Conditions**
Supply Voltage						
PIC16C5X-XT	VDD	3.0		6.25	V	FOSC = DC to 4 MHz
PIC16C5X-RC		3.0		6.25	V	FOSC = DC to 4 MHz
PIC16C5X-HS		4.5		5.5	V	FOSC = DC to 20 MHz
PIC16C5X-LP		2.5		6.25	V	FOSC = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
PIC16C5X-XT	IDD		1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-RC (Note 5)			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-HS			4.8	10.0	mA	FOSC = 10 MHz, VDD = 5.5V
			9.0	20.0	mA	FOSC = 20 MHz, VDD = 5.5V
PIC16C5X-LP			19	40	µA	FOSC = 32 KHz, VDD = 3.0V, WDT disabled
Power Down Current (Note 4)						
PIC16C5X	IPD		5	14	µA	VDD = 3.0V, WDT enabled
			0.8	12	µA	VDD = 3.0V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, $\overline{MCLR}$ = VDD; WDT enabled/disabled as specified.
b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

16.5 DC CHARACTERISTICS: PIC16C5XE-RC, XT, HS, LP (Automotive)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions Operating temperature -40 ≤ TA ≤ +125°C, unless otherwise stated Operating voltage VDD = 3.5V to 5.5V unless otherwise stated				
Characteristic	**Sym**	**Min**	**Typ (Note 1)**	**Max**	**Units**	**Conditions**
Supply Voltage						
PIC16C5X-XT	VDD	3.25		6.0	V	FOSC = DC to 4 MHz
PIC16C5X-RC		3.25		6.0	V	FOSC = DC to 4 MHz
PIC16C5X-HS		4.5		5.5	V	FOSC = DC to 20 MHz
PIC16C5X-LP		2.5		6.0	V	FOSC = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
PIC16C5X-XT	IDD		1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-RC (Note 5)			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-HS			4.8	10.0	mA	FOSC = 10 MHz, VDD = 5.5V
			9.0	20.0	mA	FOSC = 16 MHz, VDD = 5.5V
PIC16C5X-LP			25	55	µA	FOSC = 32 KHz, VDD = 3.25V, WDT disabled
Power Down Current (Note 4)						
PIC16C5X	IPD		5	22	µA	VDD = 3.25V, WDT enabled
			0.8	18	µA	VDD = 3.25V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, $\overline{MCLR}$ = VDD; WDT enabled/disabled as specified.
b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

16.6 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial) PIC16C5XI-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated) Operating temperature -40 < TA < +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial Operating voltage VDD range as described in DC spec tables 16.3 and 16.4				
Characteristic	**Sym**	**Min**	**Typ (Note 1)**	**Max**	**Units**	**Conditions**
Input Low Voltage						
I/O ports	VIL	VSS		0.2 VDD	V	Pin at hi-impedance
MCLR (Schmitt trigger)		VSS		0.15 VDD	V	
RTCC (Schmitt trigger)		VSS		0.15 VDD	V	
OSC1 (Schmitt trigger)		VSS		0.15 VDD	V	PIC16C5XRC only (Note 5)
OSC1		VSS		0.3 VDD	V	PIC16C5X-XT, HS, LP
Input High Voltage						
I/O ports	VIH	0.45 VDD		VDD	V	For all VDD (Note 6)
		2.0		VDD	V	4.0 V < VDD ≤ 5.5 V (Note 6)
		0.36 VDD		VDD	V	VDD > 5.5 V
MCLR (Schmitt trigger)		0.85 VDD		VDD	V	
RTCC (Schmitt trigger)		0.85 VDD		VDD	V	
OSC1 (Schmitt trigger)		0.85 VDD		VDD	V	PIC16C5X-RC only (Note 5)
OSC1		0.7 VDD		VDD	V	PIC16C5X-XT, HS, LP
Input Leakage Current (Notes 3, 4)						**For VDD ≤ 5.5V**
I/O ports	IIL	-1	0.5	+1	µA	VSS ≤ VPIN ≤ VDD, Pin at hi-impedance
MCLR		-5			µA	VPIN = VSS + 0.25V
MCLR			0.5	+5	µA	VPIN = VDD
RTCC		-3	0.5	+3	µA	VSS ≤ VPIN ≤ VDD
OSC1		-3	0.5	+3	µA	VSS ≤ VPIN ≤ VDD , PIC16C5X-XT, HS, LP
Output Low Voltage						
I/O Ports	VOL			0.6	V	IOL = 8.7 mA, VDD = 4.5V
OSC2/CLKOUT (PIC16C5X-RC)				0.6	V	IOL = 1.6 mA, VDD = 4.5V
Output High Voltage						
I/O Ports (Note 4)	VOH	VDD-0.7			V	IOH = -5.4 mA, VDD = 4.5V
OSC2/CLKOUT (PIC16C5X-RC)		VDD-0.7			V	IOH = -1.0 mA, VDD = 4.5V

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 ° C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2 : Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4 : Negative current is defined as coming out of the pin.

Note 5 : For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

16.7 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Automotive)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated) Operating temperature -40 < TA < +125°C Operating voltage VDD range as described in DC spec tables 16.3 and 16.4				
Characteristic	**Sym**	**Min**	**Typ (Note 1)**	**Max**	**Units**	**Conditions**
Input Low Voltage						
I/O ports	VIL	VSS		0.15 VDD	V	Pin at high-impedance
MCLR (Schmitt trigger)		VSS		0.15 VDD	V	
RTCC (Schmitt trigger)		VSS		0.15 VDD	V	
OSC1 (Schmitt trigger)		VSS		0.15 VDD	V	PIC16C5XRC only (Note 5)
OSC1		VSS		0.3 VDD	V	PIC16C5X-XT, HS, LP
Input High Voltage						
I/O ports	VIH	0.45 VDD		VDD	V	For all VDD (Note 6)
		2.0		VDD	V	4.0 V < VDD ≤ 5.5 V (Note 6)
		0.36 VDD		VDD	V	VDD > 5.5 V
MCLR (Schmitt trigger)		0.85 VDD		VDD	V	
RTCC (Schmitt trigger)		0.85 VDD		VDD	V	
OSC1 (Schmitt trigger)		0.85 VDD		VDD	V	PIC16C5X-RC only (Note 5)
OSC1		0.7 VDD		VDD	V	PIC16C5X-XT, HS, LP
Input Leakage Current (Notes 3, 4)						**For VDD ≤ 5.5V**
I/O ports	IIL	-1	0.5	+1	µA	VSS ≤ VPIN ≤ VDD, Pin at hi-impedance
MCLR		-5			µA	VPIN = VSS + 0.25V
MCLR			0.5	+5	µA	VPIN = VDD
RTCC		-3	0.5	+3	µA	VSS ≤ VPIN ≤ VDD
OSC1		-3	0.5	+3	µA	VSS ≤ VPIN ≤ VDD , PIC16C5X-XT, HS, LP
Output Low Voltage						
I/O Ports	VOL			0.6	V	IOL = 8.7 mA, VDD = 4.5V
OSC2/CLKOUT (PIC16C5X-RC)				0.6	V	IOL = 1.6 mA, VDD = 4.5V
Output High Voltage						
I/O Ports (Note 4)	VOH	VDD-0.7			V	IOH = -5.4 mA, VDD = 4.5V
OSC2/CLKOUT (PIC16C5X-RC)		VDD-0.7			V	IOH = -1.0 mA, VDD = 4.5V

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 ° C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2 : Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4 : Negative current is defined as coming out of the pin.

Note 5 : For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

16.8 AC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial) PIC16C5XI-RC, XT, HS, LP (Industrial) PIC16C5XI-RC, XT, HS, LP (Automotive)

AC CHARACTERISTICS **Standard Operating Conditions (unless otherwise stated)**
Operating temperature TA = -40°C to +85°C (industrial),
TA = -40°C to +125°C (automotive) and 0°C ≤ TA ≤ +70°C (commercial)
Operating voltage VDD range as described in DC spec tables 16.3 and 16.4

Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
External CLOCKIN Frequency (Note 2)	FOSC	DC		4	MHz	RC mode
		DC		4	MHz	XT mode
		DC		20	MHz	HS mode (Com/Ind)
		DC		16	MHz	HS mode (Automotive)
		DC		40	KHz	LP mode
Oscillator Frequency (Note 2)	FOSC	DC		4	MHz	RC mode
		0.1		4	MHz	XT mode
		4		20	MHz	HS mode (Com/Ind)
		4		16	MHz	HS mode (Automotive)
		DC		40	KHz	LP mode
Instruction Cycle Time (Note 2)	TCY	1.0	4/FOSC	DC	µs	RC mode
		1.0		DC	µs	XT mode
		0.2		DC	µs	HS mode
		100		DC	µs	LP mode
External Clock in Timing (Note 4)						
Clock in (OSC1) High or Low Time						
XT oscillator type	TCKHLXT	50*			ns	
LP oscillator type	TCKHLLP	2*			µs	
HS oscillator type	TCKHLHS	20*			ns	
Clock in (OSC1) Rise or Fall Time						
XT oscillator type	TCKRFXT	25*			ns	
LP oscillator type	TCKRFLP	50*			ns	
HS oscillator type	TCKRFHS	25*			ns	
RESET Timing						
$\overline{MCLR}$ Pulse Width (low)	TMCL	100*			ns	
RTCC Input Timing, No Prescaler						
RTCC High Pulse Width	TRTH	0.5 TCY+ 20*			ns	Note 3
RTCC Low Pulse Width	TRTL	0.5 TCY+ 20*			ns	Note 3
RTCC Input Timing, With Prescaler						
RTCC High Pulse Width	TRTH	10*			ns	Note 3
RTCC Low Pulse Width	TRTL	10*			ns	Note 3
RTCC Period	TRTP	$\frac{TCY + 40}{N}$ *			ns	Note 3. Where N = prescale value (2,4, ..., 256)
Watchdog Timer Timeout Period (No Prescaler)	TWDT	9*	18*	30*	ms	VDD = 5.0V
Oscillation Start-up Timer Period	TOST	9*	18*	30*	ms	VDD = 5.0V
I/O Timing						
I/O Pin Input Valid Before CLKOUT↑ (RC Mode)	TDS	0.25 TCY+ 30*			ns	
I/O Pin Input Hold After CLKOUT↑ (RC Mode)	TDH	0*			ns	
I/O Pin Output Valid After CLKOUT↓ (RC Mode)	TPD			40*	ns	

* Guaranteed by characterization, but not tested.

(Notes on next page)

NOTES TO TABLE 16.8:

1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
2. Instruction cycle period (Tcy) equals four times the input oscillator time base period.
   All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.
   When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
3. For a detailed explanation of RTCC input clock requirements see section 4.2.1.
4. Clock-in high-time is the duration for which clock input is at VIHOSC or higher.
   Clock-in low-time is the duration for which clock input is at VILOSC or lower.

16.9 Electrical Structure of Pins

FIGURE 16.9.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB, RC)



FIGURE 16.9.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



17.0 TIMING DIAGRAMS

FIGURE 17.0.1 - RTCC TIMING



FIGURE 17.0.2 - OSCILLATOR START-UP TIMING (PIC16C5XRC)



Notes to Figures 16.9.1 and 16.9.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). Rin is a small resistance to further protect the input buffer from ESD.

FIGURE 17.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS (PIC16C5XRC*)



* The CLKOUT output is available only on PIC16C5XRC devices.

18.0 DC AND AC CHARACTERISTICS GRAPHS/TABLES:

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 18.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



FIGURE 18.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.

FIGURE 18.0.3 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.

FIGURE 18.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.

TABLE 18.0.1 - RC OSCILLATOR FREQUENCIES*

Cext	Rext	Average Fosc @ 5V, 25°C	
20pF	3.3k	4.973 MHz	± 27%
	5k	3.82 MHz	± 21%
	10k	2.22 MHz	± 21%
	100k	262.15 KHz	± 31%
100pF	3.3k	1.63 MHz	± 13%
	5k	1.19 MHz	± 13%
	10k	648.64 KHz	± 18%
	100k	71.56 KHz	± 25%
300pF	3.3k	660.0 KHz	± 10%
	5k	484.1 KHz	± 14%
	10k	267.63 KHz	± 15%
	100k	29.44 KHz	± 19%

* Measured on DIP packages.

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value for VDD = 5V.

FIGURE 18.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C



FIGURE 18.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C



FIGURE 18.0.7 - MAXIMUM Ipd vs VDD WATCHDOG DISABLED



FIGURE 18.0.8 - MAXIMUM Ipd vs VDD WATCHDOG ENABLED*



* IPD, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 18.0.9 - VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs VDD



FIGURE 18.0.10 - V_{IH}, V_{IL} OF $\overline{MCLR}$, RTCC AND OSC1 (IN RC MODE) vs V_{DD}



Note: These input pins have Schmitt trigger input buffer.

FIGURE 18.0.11 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs V_{DD}



FIGURE 18.0.12 - TYPICAL IDD vs FREQ (EXT CLOCK, 25°C)



FIGURE 18.0.13 - MAXIMUM IDD vs FREQ (EXT CLOCK, -40° to +85°C)



FIGURE 18.0.14 - MAXIMUM IDD vs FREQ (EXT CLOCK, -55° to +125°C)



FIGURE 18.0.15 - WDT Timer Time-out Period vs VDD



FIGURE 18.0.16 - Transconductance (gm) of HS Oscillator vs VDD



FIGURE 18.0.17 - Transconductance (gm) of LP Oscillator vs VDD



FIGURE 18.0.18 - Transconductance (gm) of XT Oscillator vs VDD



FIGURE 18.0.19 - IOH vs VOH, VDD = 3V



FIGURE 18.0.20 - IOH vs VOH, VDD = 5V



FIGURE 18.0.21 - IOL vs VOL, VDD = 3V



FIGURE 18.0.22 - IOL vs VOL, VDD = 5V



TABLE 18.0.2 - INPUT CAPACITANCE FOR PIC16C54/56 *

Pin Name	Typical Capacitance (pF)	
	18L PDIP	18L SOIC
RA port	5.0	4.3
RB port	5.0	4.3
MCLR	17.0	17.0
OSC1	4.0	3.5
OSC2/CLKOUT	4.3	3.5
RTCC	3.2	2.8

* All capacitance values are typical at 25°C and measured at 1 MHz. A part to part variation of ±25% (three standard deviations) should be taken into account.

TABLE 18.0.3 - INPUT CAPACITANCE FOR PIC16C55/57 *

Pin Name	Typical Capacitance (pF)	
	28L PDIP (600 mil)	28L SOIC
RA port	5.2	4.8
RB port	5.6	4.7
RC port	5.0	4.1
MCLR	17.0	17.0
OSC1	6.6	3.5
OSC2/CLKOUT	4.6	3.5
RTCC	4.5	3.5

19.0 PACKAGING INFORMATION

See Section 11 of the Data Book.

19.1 Package Marking Information

18L PDIP

Example



18L SOIC

Example



28L SOIC



Example



28L PDIP (.300 mil)

Example



28L SSOP



Example



20L SSOP

Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are incuded in QTP price.

19.1 Package Marking Information (Cont.)

28L PDIP (.600 mil)



Example



18L Cerdip



Example



28L Cerdip



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

20.0 DEVELOPMENT SUPPORT

20.1 Development Tools

The PIC16C5X and PIC16CXX microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- Assembler
- Software Simulator

20.2 PICMASTER™: High Performance Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on PC compatible machines ranging from 80286-AT® class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows® 3.1 environment, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.1 environment was chosen to best make these features available to you, the end user.

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC Host Emulation Control Software

The Windows 3.1 System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window.

Dynamic Data Exchange (DDE), a feature of Windows 3.1, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.1, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

20.3 PRO MATE™: Universal Programmer

The PRO MATE Universal Programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MATE has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability . It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MATE can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect in this mode. Its EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

FIGURE 20.2 - PICMASTER SYSTEM CONFIGURATION



In PC-hosted mode, the PRO MATE connects to the PC via one of the COM (RS232) ports. A PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MATE has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. PRO MATE supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

20.4 PICSTART™ Programmer

The PICSTART™ programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS232) ports. A PC based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based.

20.5 Assembler (MPASM)

Cross Assembler is a PC hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X CMOS, PIC16CXX and PIC17CXX families.

MPASM offers fully featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro Assembly Capability
- Provides Object, Listing, Symbol and special files required for debugging with one of the Microchip Emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a full feature directive language represented by four basic classes of directives:

- **Data Directives** are those that control the allocation of memory and provide a way to refer to data items symbolically, by meaningful names.
- **Listing Directives** control the MPASM listing dis play. They allow the specification of titles and sub-titles, page ejects and other listing control.
- **Control Directives** permit sections of conditionally assembled code.
- **Macro Directives** control the execution and data allocation within macro body definitions.

20.6 Software Simulator (MPSIM)

The Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16C5X and PIC16CXX series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. Two forms of symbolic debugging are available: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

20.7 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed in Table 19-1:

TABLE 20-1: DEVELOPMENT SYSTEM PACKAGES

Item	Name	System Description
1.	PICMASTER™ System	PICMASTER In-Circuit Emulator with your choice of Target Probe, PRO MATE Programmer, Assembler, Software Simulator and Samples.
2.	PICSTART™ System	PICSTART™ Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples

20.8 Probe Specifications

The PICMASTER probes currently meet the following specifications:

PICMASTER PROBE	Devices Supported	PROBE Maximum Frequency	PROBE Operating Voltage
PROBE - 16A	PIC16C54, PIC16C55, PIC16C56, and PIC16C57	4 MHZ	4.5V - 5.5V
PROBE - 16D	PIC16C54, PIC16C55, PIC16C56, PIC16C57, and PIC16C58	20 MHz	4.5V - 5.5V

21.0 EPROM PROGRAMMING

21.1 Prototype Programmers

Microchip's proprietary low cost PICSTART programmer is ideal for programming during development and prototyping. It is not recommended for production programming.

21.2 Production Quality Programmers

Microchip's PRO MATE programmer can be used for reliable programming for production. High volume programming is also supported by production quality programmers from third party sources. See Table 21.2.1.

Microchip assumes no responsibility for replacing defective units related to mechanical and/or electrical problems of any third party programming equipment or the improper use of such equipment.

Programming of the code protection bit (also called "security bit" or "security fuse") implies that the contents of the PIC16C5X EPROM can no longer be verified, thus making programming related failure analysis an impossibility.

Microchip warrants that PIC16C5X units will not exceed a programming failure rate of 1% of shipment quality. Programming related failures beyond this level can be returned for replacement, again, if the security bit has not been programmed.

21.3 Gang Programmers

Gang programmers are available from third party sources. See Table 21.2.1.

21.4 Factory Programming

High volume factory programming (QTP) is an available service from Microchip Technology. A small price adder and minimum quantity requirements apply.

2

TABLE 21.2.1 - LIST OF THIRD PARTY PROGRAMMERS*

Company	Model	Contact	Company	Model	Contact
ADVIN Systems, Inc.	PILOT™-U40	408-243-7000 U.S.	HI-LO	ALL-03	02 7640215 Taiwan
Application Solutions Ltd.	Programmer	273 476608 U.K.	Link Computer Graphics	CLK-3100	201-808-8990 U.S.
Baradine Products Ltd.	Micro-Burner™	604-988-9853 Canada	Logical Devices, Inc.	ALLPRO™-88	305-428-6868 U.S.
BP Microsystems	CP-1128™	800-225-2102 U.S. 713-668-4600 U.S.	Parallax, Inc.	PIC16C5X-PGM	916-624-8333 U.S.
Citadel Products Ltd.	PC-82	44-819-511-848 U.K.	Stag Microsystems	PP39	44-707-332-148 U.K.
Data I/O Corporation	Unisite™ with Site-48™ module	800-332-8246 U.S. 31(0) 6622866 Europe (03) 432-6991 Japan	Transdata	PGM16 PGM 16x8 Gang Programmer	(214) 980 2960
Elan Digital Systems Ltd.	EF-PER™ 5000 Series Gang Programmer	0489 579 799 U.K. (800) 541-3526 U.S.			

* For a complete listing of all Microchip third party support, please refer to the *Third Party Support Handbook* (DS00104A).

All trademarks shown in table 21.2.1 belong to their respective holders.

Index

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need Compuserve membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe services allows multiple users at baud rates up to 9600.

To connect:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.

2. Dial your local CompuServe phone number.

3. Depress **<ENTER>** and a garbage string will appear because CompuServe is expecting a 7E1 setting.

4. Type **+ <ENTER>** and `Host Name:` will appear.

5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. After the system responds with `Host Name:`, type

NETWORK<ENTER> and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

PIC16C5X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO. - XX X /XX XXX

Pattern:	3-Digit Pattern Code for QTP (blank for OTP and Window Parts)	
Package:	P = PDIP	SS = SSOP (209 mil)
	SO = 300 mil SOIC (Gull Wing Lead)	JW* = CERDIP Window
	SP = 28L PDIP (300 mil)	S = Die in Waffle Pack
Temperature Range:	- = 0°C to +70°C (T for tape/reel)	
	I = -40°C to +85°C (S for tape/reel)	
	E = -40°C to +125°C	
Oscillator Type:	RC, HS	
	XT, LP	
Device:	PIC16C54	
	PIC16C55	
	PIC16C56	
	PIC16C57	

Examples:

a) PIC16C54 - XT/PXXX = "XT" oscillator, commercial temp., PDIP, QTP pattern

b) PIC16C55 - XTI/SO = "XT" oscillator, industrial temp., SOIC (OTP device)

c) PIC16C55 - JW = Commercial temp. CERDIP with WINDOW

d) PIC16C57-RCI/S = "RC oscillator", industrial temp., dice in waffle pack.

Notes: * For UV-erasable devices, the oscillator type is RC by default (= erased device). The user can select XT, HS, or LP oscillators by programming the appropriate fuses.

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local Compuserve number.

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.