

Vishay Siliconix


RoHS'

COMPLIANT

HALOGEN FREE

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	100				
R _{DS(on)} (Ω)	V _{GS} = 5.0 V 0.16				
Q _g (Max.) (nC)	28				
Q _{gs} (nC)	3.8				
Q _{gd} (nC)	14				
Configuration	Single				



FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- Surface Mount
- Available in Tape and Reel
- · Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Logic Level Gate Drive
- $R_{DS(on)}$ Specified at $V_{GS} = 4 \text{ V}$ and 5 V
- 175 °C Operating Temperature
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on resistance in any existing surface mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION				
Package	D ² PAK (TO-263)			
Lead (Pb)-free and Halogen-free	SiHL530STRR-GE3 ^a			
Lead (Pb)-free	IRL530STRRPbFa			
Lead (i b)-liee	SiHL530STR-E3 ^a			

Note

a. See device orientation.

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	± 10	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Continuous Drain Current	V_{GS} at 5 V $T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 100 ^{\circ}\text{C}$	I-	15		
Continuous Drain Current	$T_C = 100 ^{\circ}C$	ID	11	Α	
Pulsed Drain Current ^a		I _{DM}	60		
Linear Derating Factor		0.59	- W/°C		
Linear Derating Factor (PCB Mount)e		0.025			
Single Pulse Avalanche Energy ^b	E _{AS}	290	mJ		
Repetitive Avalanche Current ^a		I _{AR}	15	Α	
Repetitive Avalanche Energy ^a		E _{AR}	8.8	mJ	
Maximum Power Dissipation	0	88	W		
Maximum Power Dissipation (PCB Mount)e	P _D	3.7]		
Peak Diode Recovery dV/dt ^c	dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Rang	T _J , T _{stg}	- 55 to + 175	°C		
Soldering Recommendations (Peak Temperature)		300 ^d	7		

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L = 1.9 mH, R_g = 25 Ω , I_{AS} = 15 A (see fig. 12).
- c. $I_{SD} \le 15$ A, $dI/dt \le 140$ A/ μ s, $V_{DD} \le V_{DS}$, $T_{J} \le 175$ °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRL530S, SiHL530S

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Maximum Junction-to Ambient (PCB	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static					•		
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	0, I _D = 250 μA	100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I _D = 1 mA	-	0.14	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = \	/ _{GS} , I _D = 250 μA	1.0	-	2.0	٧
Gate-Source Leakage	I _{GSS}	Vo	_{GS} = ± 10 V	-	-	± 100	nA
Zara Cata Valtaga Duain Coursent		V _{DS} = 1	100 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80 V, \	/ _{GS} = 0 V, T _J = 150 °C	-	-	250	μA
Drain Course On State Besistance	В	V _{GS} = 5.0 V	I _D = 9.0 A ^b	-	-	0.16	0
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4.0 V	I _D = 7.5 A ^b	-	-	0.22	Ω
Forward Transconductance	9 _{fs}	$V_{DS} = 5$	50 V, I _D = 9.0 A ^b	6.4	-	-	S
Dynamic							
Input Capacitance	C _{iss}	,	$V_{GS} = 0 \text{ V},$	-	930	-	
Output Capacitance	C _{oss}	V	_{DS} = 25 V,	-	250	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.0	f = 1.0 MHz, see fig. 5		57	-	
Total Gate Charge	Qg		V _{GS} = 5.0 V I _D = 15 A, V _{DS} = 80 V, see fig. 6 and 13 ^b	-	-	28	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 5.0 V		-	-	3.8	
Gate-Drain Charge	Q_{gd}		ooo ng. o ana ro	-	-	14	
Turn-On Delay Time	t _{d(on)}			-	4.7	-	20
Rise Time	t _r	V _{DD} =	50 V, I _D = 15 A,	-	100	-	
Turn-Off Delay Time	t _{d(off)}	R_g = 12 Ω , R_D = 32 Ω , see fig. 10 ^b		-	22	-	ns -
Fall Time	t _f			-	48	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") fr	,		4.5	-	n⊔
Internal Source Inductance	L _S	package and center of die contact		1	7.5	-	- nH
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		1	-	15	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	60	
Body Diode Voltage	V_{SD}	T _J = 25 °C,	I _S = 15 A, V _{GS} = 0 V ^b	ı	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C 1	. 15 A dl/dt = 100 A/wah	-	150	200	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$-$ T _J = 25 °C, I _F = 15 A, dl/dt = 100 A/ μ s ^b		-	0.93	1.4	μC
Forward Turn-On Time	t _{on}	Intrinsic turn	rn-on is dominated by Ls and			417)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit








Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91342.






TO-263AB (HIGH VOLTAGE)







]	+		D1	4
	-E1-	₩	<u> </u>	7

	MILLIN	METERS	INC	HES
DIM.	MIN. MAX.		MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIN	METERS	INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D1	6.86	-	0.270	-	
E	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	i	
е	2.54	BSC	0.100 BSC		
Н	14.61	15.88	0.575	0.625	
L	1.78	2.79	0.070	0.110	
L1	-	1.65	ı	0.066	
L2	-	1.78	i	0.070	
L3	0.25 BSC		0.010	BSC	
L4	4.78	5.28	0.188	0.208	

DWG: 5970 Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).

ECN: S-82110-Rev. A, 15-Sep-08

- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11