BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS


Copyright © 2001, Power Innovations Limited, UK

JULY 2000 - REVISED DECEMBER 2001

TELECOMMUNICATION SYSTEM 30 A 10/1000 OVERVOLTAGE PROTECTORS

Ion-Implanted Breakdown Region Precise and Stable Voltage

DEVICE	V _{DRM}	V _(BO)
DEVICE	v	v
'4070	58	70
'4080	65	80
'4090	70	90
'4125	100	125
'4145	120	145
'4165	135	165
'4180	145	180
'4220	160	220
'4240	180	240
'4260	200	260
'4290	230	290
'4320	240	320
'4350	275	350
'4360	290	360
'4395	320	395





Terminals T and R correspond to the alternative line designators of A and B

Rated for International Surge Wave Shapes

WAVE SHAPE	STANDARD	I _{TSP} A
2/10 µs	GR-1089-CORE	125
8/20 µs	IEC 61000-4-5	100
10/160 µs	FCC Part 68	65
10/700 µs	ITU-T K20/21	50
10/560 µs	FCC Part 68	40
10/1000 µs	GR-1089-CORE	30

SMA (DO-214AC) Package 25 % Smaller Placement Area than SMB

description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

HOW TO ORDER

1	DEVICE	PACKAGE	CARRIER	ORDER #
	TISP4xxxL3AJ	SMA (DO-214AC)	Embossed Tape Reel Pack	TISP4xxxL3AJR

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

PRODUCT INFORMATION

Information is current as of publication date. Products conform to specifications in accordance with the terms of Power Innovations standard warranty. Production processing does not necessarily include testing of all parameters.



BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

This TISP4xxxL3 range consists of fifteen voltage variants to meet various maximum system voltage levels (58 V to 320 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These protection devices are in an SMAJ (JEDEC DO-214AC with J-bend leads) plastic package. These devices are supplied in embossed tape reel carrier pack. For alternative voltage and holding current values, consult the factory. For higher rated impulse currents, the 50 A 10/1000 TISP4xxxM3AJ series in SMA and the 100 A 10/1000 TISP4xxxH3BJ series in SMB are available.

absolute maximum ratings, T_A = 25 °C (unless otherwise noted)

RATING		SYMBOL	VALUE	UNIT
	'4070		± 58	
	'4080		± 65	
	'4090		± 70	
	'4125		± 100	
	'4145		±120	
	'4165		±135	
	'4180		±145	
Repetitive peak off-state voltage, (see Note 1)	'4220	V _{DRM}	±160	V
	'4240		±180	
	'4260		±200	
	'4290		±230	
	'4320		±240	
	'4350		±275	
	'4360		±290	
	'4395		±320	
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)				
2/10 µs (GR-1089-CORE, 2/10 µs voltage wave shape)			125	
$8/20\ \mu s$ (IEC 61000-4-5, combination wave generator, 1.2/50 voltage	ge, 8/20 current)		100	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)		I	65	А
5/310 μs (ITU-T K20/21, 10/700 μs voltage wave shape)		I _{TSP}	50	А
5/310 µs (FTZ R12, 10/700 µs voltage wave shape)			50	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)			40	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)			30	
Non-repetitive peak on-state current (see Notes 2, 3 and 4)				
20 ms (50 Hz) full sine wave			18	
1 s (50 Hz) full sine wave		I _{TSM}	7	А
1000 s 50 Hz/60 Hz a.c.			1.6	
Junction temperature		ТJ	-40 to +150	°C
Storage temperature range		T _{stg}	-65 to +150	°C

NOTES: 1. For voltage values at lower temperatures derate at 0.13 %/°C.

2. Initially the TISP4xxxL3 must be in thermal equilibrium with $T_J = 25 \text{ °C}$.

3. The surge may be repeated after the TISP4xxxL3 returns to its initial conditions.

4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C

recommended operating conditions

	COMPONENT		TYP	MAX	UNIT
	series resistor for FCC Part 68, 10/560 type A surge survival	12			Ω
	series resistor for FCC Part 68, 9/720 type B surge survival	0			Ω
R _S	series resistor for GR-1089-CORE first-level and second-level surge survival	23			Ω
	series resistor for K.20, K.21 and K.45 1.5 kV, 10/700 surge survival	0			Ω
	series resistor for K.20, K.21 and K.45 coordination with a 400 V primary protector	7			Ω

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
I	Repetitive peak off-	$V_{\rm D} = V_{\rm DRM}$	T _A = 25 °C			±5	μA
IDRM	state current	VD - VDRM	T _A = 85 °C			±10	μΑ
			'4070			±70	
			'4080			±80	
			'4090			±90	
			'4125			±125	
			'4145			±145	
			'4165			±165	
			'4180			±180	
V _(BO)	Breakover voltage	dv/dt = ± 750 V/ms, R _{SOURCE} = 300 Ω	'4220			±220	V
. ,			'4240			±240	
			'4260			±260	
			'4290			±290	
			'4320			±320	
			'4350			±350	
			'4360			±360	
			'4395			±395	
I _(BO)	Breakover current	dv/dt = \pm 750 V/ms, R _{SOURCE} = 300 Ω				±0.8	Α
I _H	Holding current	$I_{T} = \pm 5 \text{ A}, \text{ di/dt} = \pm -30 \text{ mA/ms}$		±0.15		±0.6	Α
dv/dt	Critical rate of rise of	Linear voltage ramp, Maximum ramp value < 0.85VDRN	-	±5			kV/μs
uv/ut	off-state voltage	Linear voltage ramp, Maximum ramp value < 0.05 V DRN	1	ΞĴ			κν/μ5
		'4070, V _D = ±52 V					
		'4080, $V_D = \pm 59 V$					
		'4090, $V_D = \pm 63 V$					
		'4125, $V_D = \pm 90 V$					
		'4145, $V_D = \pm 108 V$					
		'4165, V _D = ±122 V					
		'4180, V _D = ±131 V					
ID	Off-state current	'4220, $V_D = \pm 144 V$				±2	μA
		'4240, V _D = ±162 V					
		'4260, V _D = ±180 V					
		'4290, V _D = ±207 V					
		'4320, V _D = ±216 V					
		'4350, V _D = ±248 V					
		'4360, V _D = ±261 V					
		'4395, V _D = ±288 V					
ID	Off-state current	$V_D = \pm 50 V$				±10	μA
		$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = \pm 1 \text{ V}$	'4070 thru '4090		53	64	
			'4125 thru '4220		40	48	
C	Off-state capacitance		'4240 thru '4395		33	40	nΕ
C _{off}	Un-state capacitance	$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = \pm 50 \text{ V}$	'4070 thru '4090		25	30	pF
			'4125 thru '4220		18	22	
			'4240 thru '4395		14	17	

electrical characteristics for the T and R terminals, T_{A} = 25 $^{\circ}C$ (unless otherwise noted)





BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

thermal characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
P Junction to free air thormal registance	Junction to free air thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$, $T_A = 25 \text{ °C}$, (see Note 5)			125	°C/W
R _{θJA}		265 mm x 210 mm populated line card, 4-layer PCB, $I_T = I_{TSM(1000)}$, $T_A = 25$ °C		60		0/11

NOTE 5: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001





Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR T AND R TERMINALS ALL MEASUREMENTS ARE REFERENCED TO THE R TERMINAL



BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001




TYPICAL CHARACTERISTICS

PRODUCT INFORMATION

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001


TYPICAL CHARACTERISTICS





BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001





MINIMUM AMBIENT TEMPERATURE 1.00 0.99 0.99 0.97 0.96 0.96 0.97 0.96 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.96 0.97 0.95 0

V_{DRM} DERATING FACTOR

vs

Figure 9.


Figure 10.

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

MECHANICAL DATA

recommended printed wiring land pattern dimensions.



device symbolization code

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

DEVICE	SYMBOLIZATION CODE
	CODE
TISP4070L3	4070L
TISP4080L3	4080L
TISP4090L3	4090L
TISP4125L3	4125L
TISP4145L3	4145L
TISP4165L3	4165L
TISP4180L3	4180L
TISP4220L3	4220L
TISP4240L3	4240L
TISP4260L3	4260L
TISP4290L3	4290L
TISP4320L3	4320L
TISP4350L3	4350L
TISP4360L3	4360L
TISP4395L3	4395L

carrier information

For production quantities the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

CARRIER	STANDARD QUANTITY
Embossed Tape Reel Pack	5 000



BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS


JULY 2000 - REVISED DECEMBER 2001

MECHANICAL DATA

SMAJ (DO-214AC)

plastic surface mount diode package

This surface mount package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

MECHANICAL DATA

tape dimensions



- MAX. so that the component cannot rotate more than 20° within the determined cavity.
 - B. Taped devices are supplied on a reel of the following dimensions:-

Reel diameter:	330 mm ±3,0 mm (12.99 in ±.12 in)
Reel hub diameter	75 mm (2.95 in) MIN.
Reel axial hole:	13,0 mm ±0,5 mm (.51 in ±.02 in)

C. 5 000 devices per reel.



BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

JULY 2000 - REVISED DECEMBER 2001

IMPORTANT NOTICE

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

PI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORISED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 2001, Power Innovations Limited