

Features

- **Medium-voltage and Standard-voltage Operation**
 - 5.0 ($V_{CC} = 4.5V$ to $5.5V$)
 - 2.7 ($V_{CC} = 2.7V$ to $5.5V$)
- **User-selectable Internal Organization**
 - 1K: 128 x 8 or 64 x 16
 - 2K: 256 x 8 or 128 x 16
 - 4K: 512 x 8 or 256 x 16
- **Three-wire Serial Interface**
- **2 MHz Clock Rate (5V)**
- **Self-timed Write Cycle (10 ms max)**
- **High Reliability**
 - **Endurance: 1 Million Write Cycles**
 - **Data Retention: 100 Years**
- **8-lead PDIP and 8-lead JEDEC SOIC Packages**


Description

The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG pin is connected to VCC and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many automotive applications where low power and low voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP and 8-lead JEDEC SOIC packages. The AT93C46/56/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought “high” following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.

The AT93C46/56/66 is available in 4.5V to 5.5V and 2.7V to 5.5V versions.

Table 1. Pin Configuration

| Pin Name | Function |
|----------|-----------------------|
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| GND | Ground |
| VCC | Power Supply |
| ORG | Internal Organization |



Three-wire Serial Automotive EEPROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

AT93C46
AT93C56⁽¹⁾
AT93C66⁽²⁾

Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.




Absolute Maximum Ratings*

| | |
|--|-----------------|
| Operating Temperature..... | -55°C to +125°C |
| Storage Temperature | -65°C to +150°C |
| Voltage on Any Pin with Respect to Ground | -1.0V to +7.0V |
| Maximum Operating Voltage | 6.25V |
| DC Output Current..... | 5.0 mA |

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Figure 1. Block Diagram



Note: When the ORG pin is connected to VCC, the “x 16” organization is selected. When it is connected to ground, the “x 8” organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the “x 16” organization is selected.

For the AT93C46, if “x 16” organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, $V_{CC} = +5.0\text{V}$ (unless otherwise noted).

| Symbol | Test Conditions | Max | Units | Conditions |
|-----------|--------------------------------|-----|-------|-----------------------|
| C_{OUT} | Output Capacitance (DO) | 5 | pF | $V_{OUT} = 0\text{V}$ |
| C_{IN} | Input Capacitance (CS, SK, DI) | 5 | pF | $V_{IN} = 0\text{V}$ |

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = +2.7\text{V}$ to $+5.5\text{V}$ (unless otherwise noted).

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|-----------------|---------------------|--|---------------------------|---------------------|---------------------|---------------|
| V_{CC1} | Supply Voltage | | 2.7 | | 5.5 | V |
| V_{CC2} | Supply Voltage | | 4.5 | | 5.5 | V |
| I_{CC} | Supply Current | $V_{CC} = 5.0\text{V}$ | READ at 1.0 MHz | 0.5 | 2.0 | mA |
| | | | WRITE at 1.0 MHz | 0.5 | 2.0 | mA |
| I_{SB1} | Standby Current | $V_{CC} = 2.7\text{V}$ | CS = 0V | 6.0 | 10.0 | μA |
| I_{SB2} | Standby Current | $V_{CC} = 5.0\text{V}$ | CS = 0V | 17 | 30 | μA |
| I_{IL} | Input Leakage | $V_{IN} = 0\text{V}$ to V_{CC} | | 0.1 | 1.0 | μA |
| I_{OL} | Output Leakage | $V_{IN} = 0\text{V}$ to V_{CC} | | 0.1 | 1.0 | μA |
| $V_{IL1}^{(1)}$ | Input Low Voltage | $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | -0.6 | $V_{CC} \times 0.3$ | |
| $V_{IH1}^{(1)}$ | Input High Voltage | | | $V_{CC} \times 0.7$ | $V_{CC} + 1$ | V |
| V_{OL1} | Output Low Voltage | $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ | $I_{OL} = 2.1\text{ mA}$ | | 0.4 | V |
| V_{OH1} | Output High Voltage | | $I_{OH} = -0.4\text{ mA}$ | 2.4 | | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = \text{As Specified}$, $CL = 1$ TTL Gate and 100 pF (unless otherwise noted).

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
|--------------------------|----------------------------|--|------------|-----|------------|--------------|
| f_{SK} | SK Clock Frequency | $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 0 0 | | 2 1 | MHz |
| t_{SKH} | SK High Time | $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 250 250 | | | ns |
| t_{SKL} | SK Low Time | $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 250 250 | | | ns |
| t_{CS} | Minimum CS Low Time | $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 250 250 | | | ns |
| t_{CSS} | CS Setup Time | Relative to SK $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 50 50 | | | ns |
| t_{DIS} | DI Setup Time | Relative to SK $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 100 100 | | | ns |
| t_{CSH} | CS Hold Time | Relative to SK | 0 | | | ns |
| t_{DIH} | DI Hold Time | Relative to SK $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | 100 100 | | | ns |
| t_{PD1} | Output Delay to '1' | AC Test $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | | | 250 500 | ns |
| t_{PD0} | Output Delay to '0' | AC Test $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | | | 250 500 | ns |
| t_{SV} | CS to Status Valid | AC Test $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | | | 250 250 | ns |
| t_{DF} | CS to DO in High Impedance | AC Test CS = V_{IL} $4.5V \leq V_{CC} \leq 5.5V$ $2.7V \leq V_{CC} \leq 5.5V$ | | | 100 100 | ns |
| t_{WP} | Write Cycle Time | $2.7V \leq V_{CC} \leq 5.5V$ | | 3 | 10 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C | | 1M | | | Write Cycles |

Note: 1. This parameter is characterized and is not 100% tested.

Table 5. Instruction Set for the AT93C46

| Instruction | SB | Op Code | Address | | Data | | Comments |
|-------------|----|---------|---------------------------------|---------------------------------|---------------------------------|----------------------------------|---|
| | | | x 8 | x 16 | x 8 | x 16 | |
| READ | 1 | 10 | A ₆ - A ₀ | A ₅ - A ₀ | | | Reads data stored in memory, at specified address |
| EWEN | 1 | 00 | 11XXXXXX | 11XXXX | | | Write enable must precede all programming modes |
| ERASE | 1 | 11 | A ₆ - A ₀ | A ₅ - A ₀ | | | Erase memory location A _n - A ₀ |
| WRITE | 1 | 01 | A ₆ - A ₀ | A ₅ - A ₀ | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes memory location A _n - A ₀ |
| ERAL | 1 | 00 | 10XXXXXX | 10XXXX | | | Erases all memory locations. Valid only at V _{CC} = 4.5V to 5.5V |
| WRAL | 1 | 00 | 01XXXXXX | 01XXXX | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes all memory locations. Valid only at V _{CC} = 4.5V to 5.5V |
| EWDS | 1 | 00 | 00XXXXXX | 00XXXX | | | Disables all programming instructions |

Note: The Xs in the address field represent don't care values and must be clocked.

Table 6. Instruction Set for the AT93C56⁽¹⁾ and AT93C66⁽²⁾

| Instruction | SB | Op Code | Address | | Data | | Comments |
|-------------|----|---------|---------------------------------|---------------------------------|---------------------------------|----------------------------------|---|
| | | | x 8 | x 16 | x 8 | x 16 | |
| READ | 1 | 10 | A ₈ - A ₀ | A ₇ - A ₀ | | | Reads data stored in memory, at specified address |
| EWEN | 1 | 00 | 11XXXXXXXX | 11XXXXXXXX | | | Write enable must precede all programming modes |
| ERASE | 1 | 11 | A ₈ - A ₀ | A ₇ - A ₀ | | | Erase memory location A _n - A ₀ |
| WRITE | 1 | 01 | A ₈ - A ₀ | A ₇ - A ₀ | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes memory location A _n - A ₀ |
| ERAL | 1 | 00 | 10XXXXXXXX | 10XXXXXXXX | | | Erases all memory locations. Valid only at V _{CC} = 4.5V to 5.5V |
| WRAL | 1 | 00 | 01XXXXXXXX | 01XXXXXXXX | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes all memory locations. Valid only at V _{CC} = 5.0V ±10% and Disable Register cleared |
| EWDS | 1 | 00 | 00XXXXXXXX | 00XXXXXXXX | | | Disables all programming instructions |

- Note:
1. This device is not recommended for new designs. Please refer to AT93C56A.
 2. This device is not recommended for new designs. Please refer to AT93C66A.
 3. The Xs in the address field represent *don't care* values and must be clocked.

Functional Description

The AT93C46/56/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A *valid instruction starts with a rising edge of CS* and consists of a Start Bit (logic “1”) followed by the appropriate Op Code and the desired memory Address location.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic “0”) precedes the 8- or 16-bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical “1” state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic “1” at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic “0” at DO indicates that programming is still in progress. A logic “1” indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. *A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, t_{WP} .*


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic “1” state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams

Figure 2. Synchronous Data Timing



Note: 1. This is the minimum SK period.

Table 7. Organization Key for Timing Diagrams

| I/O | AT93C46 (1K) | | AT93C56 (2K) ⁽¹⁾ | | AT93C66 (4K) ⁽²⁾ | |
|----------------|----------------|-----------------|-------------------------------|-------------------------------|-----------------------------|-----------------|
| | x 8 | x 16 | x 8 | x 16 | x 8 | x 16 |
| A _N | A ₆ | A ₅ | A ₈ ⁽³⁾ | A ₇ ⁽⁴⁾ | A ₈ | A ₇ |
| D _N | D ₇ | D ₁₅ | D ₇ | D ₁₅ | D ₇ | D ₁₅ |

- Notes:
1. This device is not recommended for new designs. Please refer to AT93C56A.
 2. This device is not recommended for new designs. Please refer to AT93C66A.
 3. A₈ is a *don't care* value, but the extra clock is required.
 4. A₇ is a *don't care* value, but the extra clock is required.

Figure 3. READ Timing




Figure 4. EWEN Timing




Figure 5. EWDS Timing




Figure 6. WRITE Timing





Figure 7. WRAL Timing⁽¹⁾



Note: 1. Valid only at $V_{CC} = 4.5V$ to $5.5V$.

Figure 8. ERASE Timing





Figure 9. ERAL Timing⁽¹⁾



Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.



AT93C46 Ordering Information

| Ordering Code | Package | Operation Range |
|-------------------|---------|------------------|
| AT93C46-10PA-5.0C | 8P3 | Automotive |
| AT93C46-10SA-5.0C | 8S1 | (-40°C to 125°C) |
| AT93C46-10PA-2.7C | 8P3 | Automotive |
| AT93C46-10SA-2.7C | 8S1 | (-40°C to 125°C) |

| Package Type | |
|--------------|---|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |
| Options | |
| -5.0 | Standard Operation (4.5V to 5.5V) |
| -2.7 | Low Voltage (2.7V to 5.5V) |

AT93C56⁽¹⁾ Ordering Information

| Ordering Code | Package | Operation Range |
|--|------------|--------------------------------|
| AT93C56-10PA-5.0C AT93C56-10SA-5.0C | 8P3 8S1 | Automotive (-40°C to 125°C) |
| AT93C56-10PA-2.7C AT93C56-10SA-2.7C | 8P3 8S1 | Automotive (-40°C to 125°C) |

Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.

| Package Type | |
|--------------|---|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |
| Options | |
| -5.0 | Standard Operation (4.5V to 5.5V) |
| -2.7 | Low Voltage (2.7V to 5.5V) |



AT93C66⁽¹⁾ Ordering Information


| Ordering Code | Package | Operation Range |
|--|------------|--------------------------------|
| AT93C66-10PA-5.0C AT93C66-10SA-5.0C | 8P3 8S1 | Automotive (-40°C to 125°C) |
| AT93C66-10PA-2.7C AT93C66-10SA-2.7C | 8P3 8S1 | Automotive (-40°C to 125°C) |

Note: 1. This device is not recommended for new designs. Please refer to AT93C66A.


| Package Type | |
|--------------|---|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |
| Options | |
| -5.0 | Standard Operation (4.5V to 5.5V) |
| -2.7 | Low Voltage (2.7V to 5.5V) |

Packaging Information


8P3 – PDIP



Top View



End View



Side View

COMMON DIMENSIONS
(Unit of Measure = inches)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-------|-------|------|
| A | – | – | 0.210 | 2 |
| A2 | 0.115 | 0.130 | 0.195 | |
| b | 0.014 | 0.018 | 0.022 | 5 |
| b2 | 0.045 | 0.060 | 0.070 | 6 |
| b3 | 0.030 | 0.039 | 0.045 | 6 |
| c | 0.008 | 0.010 | 0.014 | |
| D | 0.355 | 0.365 | 0.400 | 3 |
| D1 | 0.005 | – | – | 3 |
| E | 0.300 | 0.310 | 0.325 | 4 |
| E1 | 0.240 | 0.250 | 0.280 | 3 |
| e | 0.100 BSC | | | |
| eA | 0.300 BSC | | | 4 |
| L | 0.115 | 0.130 | 0.150 | 2 |

- Notes:
1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.
 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
 4. E and eA measured with the leads constrained to be perpendicular to datum.
 5. Pointed or rounded lead tips are preferred to ease insertion.
 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

01/09/02



2325 Orchard Parkway
San Jose, CA 95131

TITLE

8P3, 8-lead, 0.300" Wide Body, Plastic Dual
In-line Package (PDIP)

DRAWING NO.


8P3

REV.


B




8S1 – JEDEC SOIC



Top View



End View



Side View

COMMON DIMENSIONS
(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|-----|------|------|
| A | 1.35 | – | 1.75 | |
| A1 | 0.10 | – | 0.25 | |
| b | 0.31 | – | 0.51 | |
| C | 0.17 | – | 0.25 | |
| D | 4.80 | – | 5.00 | |
| E1 | 3.81 | – | 3.99 | |
| E | 5.79 | – | 6.20 | |
| e | 1.27 BSC | | | |
| L | 0.40 | – | 1.27 | |
| Ø | 0° | – | 8° | |

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03



1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906

TITLE
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)

DRAWING NO.
8S1

REV.
B



Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenalux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel®, logo and combinations thereof, are registered trademarks, and Everywhere You AreSM is a trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Printed on recycled paper.

3264E-SEEPR-10/04