

LOW SKEW PLL CLOCK DRIVER TURBOCLOCK™ JR.

FEATURES:

- Eight zero delay outputs
- Selectable positive or negative edge synchronization
- Synchronous output enable
- Output frequency: 25MHz to 85MHz
- CMOS outputs
- · 3 skew grades:

CSP59920-2: tskewo < 250ps

CSP59920-5: tskewo < 500ps

CSP59920-7:tskewo<750ps

- 3-level input for PLL range control
- PLL bypass for DC testing
- External feedback, internal loop filter
- 46mA lol high drive outputs
- Low Jitter: <200ps peak-to-peak
- Outputs drive 50Ω terminated lines
- Pin compatible with Cypress CY7B9920
- Available in SOIC Package

DESCRIPTION:

The CSP59920 is a high fanout phase lock loop clock driver intended for high performance computing and data-communications applications. The CSP59920 has CMOS outputs.


The CSP59920 maintains Cypress CY7B9920 compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (VDDO/PE). When the GND/sOE pin is held low, all outputs are synchronously enabled (CY7B9920 compatibility). However, if GND/sOE is held high, all outputs except Q2 and Q3 are synchronously disabled.

Furthermore, when the VDDQ/PE is held high, all outputs are synchronized with the positive edge of the REF clock input (CY7B9920 compatibility). When VDDQ/PE is held low, all outputs are synchronized with the negative edge of REF.

The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.


FUNCTIONAL BLOCK DIAGRAM



COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2000

PIN CONFIGURATION



SOIC TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Max.	Unit
	Supply Voltage to Ground	-0.5 to +7	V
Vı	DC Input Voltage	-0.5 to +7	V
	Maximum Power Dissipation (TA = 85°C)	530	mW
Tstg	Storage Temperature Range	-65°C to +150°C	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = 25° C, f = 1MHz, ViN = 0V)

Parameter	Description	Тур.	Max.	Unit
CIN	Input Capacitance	5	7	pF

NOTE:

 Capacitance applies to all inputs except TEST and FS. It is characterized but not production tested.

PIN DESCRIPTION

Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST (1)	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Set LOW for normal operation.
GND/ sOE (1)	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (Except Q2 and Q3) in a LOW state - Q2 and Q3 may be used as the feedback signal to maintain phase lock. Set GND/sOE LOW for normal operation.
VDDQ/PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock.
FS ⁽²⁾	IN	Frequency range select. 3 level input. FS = GND: 25 to 35MHz. FS = MID (or open): 35 to 60MHz FS = VDD: 60 to 85MHz
Q0 - Q7	OUT	8 clock output
VDDN	PWR	Power supply for output buffers
VDDQ	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

NOTES:

- 1. When TEST = MID and GND/sOE = HIGH, PLL remains active.
- 2. This input is wired to VDD, GND, or unconnected. Default is MID level. If it is switched in the real time mode, the outputs may glitch, and the PLL may require an additional lock time before all data sheet limits are achieved.

RECOMMENDED OPERATING RANGE

		CSP59920-5, -7 (Industrial)		CSP59 (Comm		
Symbol	Description	Min.	Max.	Min.	Max.	Unit
Vdd	Power Supply Voltage	4.5	5.5	4.75	5.25	V
TA	Ambient Operating Temperature	-40	+85	0	+70	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	C	Conditions	Min.	Max.	Unit	
VIH	Input HIGH Voltage	Guaranteed Logic HIG	GH (REF, FB Inputs Only)	VDD-1.35	_	V	
VIL	Input LOW Voltage	Guaranteed Logic LO	W (REF, FB Inputs Only)	_	1.35	V	
Vihh	Input HIGH Voltage (1)	3-Level Inputs Only		VDD-1	_	V	
VIMM	Input MID Voltage (1)	3-Level Inputs Only		V _{DD} /2-0.5	VDD/2+0.5	V	
VILL	Input LOW Voltage (1)	3-Level Inputs Only		_	1	V	
lin	Input Leakage Current (REF, FB Inputs Only)	V _{IN} = V _{DD} or GND V _{DD} = Max.		_	±5	μA	
		VIN = VDD	HIGH Level	_	±200		
I 3	3-Level Input DC Current (TEST, FS)	VIN = VDD/2	MID Level	_	±50	μΑ	
		Vin = GND	LOW Level	_	±200		
I PU	Input Pull-Up Current (VDDO/PE)	VDD = Max., VIN = GN	D	_	±100	μA	
IPD	Input Pull-Down Current (GND/sOE)	V _{DD} = Max., V _{IN} = V _{DE})	_	±100	μA	
Vон	Output HIGH Voltage	VDD = Min., IOH = -16	mA	_	_	V	
		VDD = Min., IOH = -40	VDD-0.75	_	V		
Vol	Output LOW Voltage	VDD = Min., IOL = 46m.	_	0.45	V		
los	Output Short Circuit Current (2)	VDD = Max., Vo = GNI	_	N/A	mA		

NOTES:

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions	Тур.	Max.	Unit
IDDQ	Quiescent Power Supply Current	VDD = Max., TEST = MID, REF = LOW,	10	40	mA
		GND/sOE = LOW, All outputs unloaded			
ΔI DD	Power Supply Current per Input HIGH	VDD = Max., VIN = 3.4V	0.4	1.5	mA
IDDD	Dynamic Power Supply Current per Output	VDD = Max., CL = 0pF	100	160	μA/MHz
Ітот	Total Power Supply Current	V _{DD} = 5V, F _{REF} = 25MHz, C _L = 240pF ⁽¹⁾	53	_	mA
		VDD = 5V, FREF = 33MHz, $CL = 240pF$ ⁽¹⁾	63	_	mA
		$V_{DD} = 5V$, FREF = 66MHz, $C_L = 240pF^{(1)}$	117	_	mA

NOTE:

1. For eight outputs, each loaded with 30pF.

^{1.} These inputs are normally wired to VDD, GND, or unconnected. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

^{2.} CSP59920 outputs are not to be shorted.

INPUT TIMING REQUIREMENTS

Symbol	Description (1)	Min.	Max.	Unit
tr, tr	Maximum input rise and fall times, 0.8V to 2V	_	10	ns/V
tpwc	Input clock pulse, HIGH or LOW	3	_	ns
Dн	Input duty cycle	10	90	%
Ref	Reference Clock Input	25	85	MHz

NOTE:

1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

		C	SP59920)-2	С	SP59920	-5	С	SP59920	.7		
Symbol	Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
FREF	REF Frequency Range	FS = LOW	25	_	35	25	_	35	25	_	35	MHz
		FS = MID	35	_	60	35	_	60	35	_	60	
		FS = HIGH	60	_	85	60	_	85	60	_	85	
trpwh	REF Pulse Width HIGH (1, 7)		3	_	_	3	_	_	3	_	_	ns
trpwl	REF Pulse Width LOW (1, 7)		3	_	_	3	_	_	3	_	_	ns
tskew	Zero Output Skew (All Outputs)(1, 3)			0.1	0.25	_	0.25	0.5	_	0.3	0.75	ns
tdev	Device-to-Device Skew(1,2,4)			_	0.75	_	_	1.25	_	_	1.65	ns
tpD	REF Input to FB Propagation Delay ^(1,6)			0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
todcv	Output Duty Cycle Variation from 50% (1)		-1.2	0	1.2	-1.2	0	1.2	-1.5	0	1.5	ns
torise	Output Rise Time(1)		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tofall	Output Fall Time ⁽¹⁾		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tlock	PLL Lock Time ⁽¹⁾		_	_	0.5	_	_	0.5	_	_	0.5	ms
tur	Cycle-to-Cycle Output Jitter	RMS	_	_	25	_	_	25	_	_	25	ps
		Peak-to-Peak	_	_	200	_	_	200		_	200	


NOTES:

- 1. All timing tolerances apply for FNoM ≥25MHz. Guaranteed by design and characterization, not subject to production testing.
- 2. Skew is the time between the earliest and the latest output transition among all outputs with the specified load.
- 3. tskew is the skew between all outputs. See AC Test Loads.
- 4. tdev is the output-to-output skew between any two devices operating under the same conditions (Vdd, ambient temperature, air flow, etc.)
- 5. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpD is within specified limits.
- 6. tpD is measured with REF input rise and fall times (from 0.8V to 2.0V) of 1.0ns.
- 7. Refer to Input Timing Requirements for more detail.

AC TEST LOADS AND WAVEFORMS




CL = 50pF (CL = 30pF for -2 and -5 devices)




CMOS INPUT TEST WAVEFORM

TESTLOAD



AC TIMING DIAGRAM



NOTES:

Skew: The time between the earliest and the latest output transition among all outputs when all are loaded with 50pF (30pF for -2 and -5) and terminated with VDD/2.

tskew: The skew between all outputs.


tdev: The output-to-output skew between any two devices operating under the same conditions (Vdd, ambient temperature, air flow, etc.)

todcv: The deviation of the output from a 50% duty cycle.

torise and tofall are measured between 0.2VDD and 0.8VDD.

tlock: The time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.

ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*