

16-bit Proprietary Microcontroller

CMOS

F²MC-16F MB90F243

MB90F243

■ DESCRIPTION

The MB90F243 is a 16-bit microcontroller optimized for applications in mechatronics such as HDD units. The architecture of the MB90F243 is based on the MB90242A, and embedded with a 128-Kbyte flash memory.

The instruction set is based on the AT architecture of the F²MC-16 and 16H family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90F243 includes a variety of peripherals on chip, such as the device is equipped with 6-channel 8/10-bit A/D converter, UART, 3-channel 16-bit reload timers, 1-channel 16-bit timer, 4-channel 16-bit input capture and 4-channel DTP/external interrupts.

* : F²MC stands for FUJITSU Flexible Microcontroller.


■ FEATURES

- Minimum execution time: 62.5 ns at 32 MHz oscillation

(Continued)


■ PACKAGE

80-pin Plastic LQFP



(FPT-80P-M05)

80-pin Plastic TQFP



(FPT-80P-M15)

MB90F243

(Continued)

- Instruction set optimized for controller applications
 - Variety of data types: bit, byte, word, long-word
 - Expanded addressing modes: 25 types
 - High coding efficiency
 - Improvement of high-precision arithmetic operations through use of 32-bit accumulator
 - Enhanced multiplication and division instructions (signed arithmetic operations)
- Instruction set supports high-level language (C language) and multitasking
 - Inclusion of system stack pointer
 - Variety of pointers
 - High instruction set symmetry
 - Barrel shift instruction
 - Stack clock function
- Improved execution speed: 8-byte queue
- Powerful interrupt functions
 - Interrupt processing time: 1.0 μ s at 32 MHz oscillation
 - Priority levels: 8 levels (programmable)
 - External interrupt inputs: 4 channels
- Automatic transfer function independent of CPU
 - Extended intelligent I/O Service: max.15 channels
- 128-Kbyte flash memory
 - Access time (min.) : 120 ns
 - Sector structure of 16K + 512 \times 2 + 7K + 8K + 32K + 64K
 - Program/erase operations from both programmers and CPUs through built-in flash memory interface circuit
 - Built-in program booster
- Internal RAM: 1 Kbyte
 - According to mode settings, data stored on RAM can be executed as CPU instructions.
- General-purpose ports: max. 62 channels (single-chip mode)
 - max. 38 channels (external bus mode)
- 18-bit timebase timer
- Watchdog timer
- UART: 8 bits \times 1 channel
- 8/16-bit I/O simple serial interface (max. 8 Mbps): 1 channel
- 8/10-bit A/D converter: analog inputs: 6 channels
 - Resolution: 10 bits (switchable to 8 bits)
 - Conversion time: min. 1.25 μ s
 - Conversion result store register: 4 channels
- 16-bit free-run timer: 1 channel (operating clock: 0.25 μ s)
- 16-bit input capture: 4 channels
- 16-bit reload timer: 3 channels
- Low-power consumption modes
 - Sleep mode
 - Stop mode
 - Hardware standby mode
- Packages: LQFP-80, TQFP-80
- CMOS technology

■ PRODUCT LINEUP

Item	Part number	MB90F243	MB90242A	MB90V241		
Classification	Flash memory version	External ROM product	For evaluation			
CPU core	ROM size	Flash memory 128 Kbytes	None			
	RAM size	1 Kbyte	2 Kbytes	4 Kbytes		
	Number of instructions	412 instructions				
	Minimum execution time	62.5 ns at 32 MHz				
	Product-sum operation unit	None	On chip			
	Low-power consumption modes	Sleep, stop, hardware standby				
	DTP/external interrupts	Interrupt sources: 23 channels/ external interrupt inputs: 4 channels				
Peripherals	Ports	Output ports (N-channel open-drain): 6 I/O ports (CMOS): 56 Total: 62	Output ports (N-channel open-drain): 6 I/O ports (CMOS): 32 Total: 38			
	Timebase timer	18 bits × 1 channel				
	UART	8 bits × 1 channel				
	8/10-bit A/D converter	8/10-bit resolution × 6 channels				
	8/16-bit I/O simple serial interface	8/16 bits × 1 channel				
	16-bit free-run timer	16 bits × 1 channel				
	16-bit input capture	16 bits × 4 channels				
	16-bit reload timer	3 channels	2 channels	3 channels		
	Watchdog timer function	On chip				
Characteristics	Power supply voltage*	4.5 V to 5.5 V				
	Operating temperature	-25°C to +85°C	-30°C to +70°C	0°C to +70°C		
	System clock frequency	32 MHz (5.0 V ±10%)				
Process	CMOS					

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

MB90F243


■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90F243	MB90242A
FPT-80P-M05	○	○
FPT-80P-M15	○	×

○ : Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ PIN ASSIGNMENT



MB90F243

■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function
LQFP-80*1 TQFP-80*2			
62	X0	A	Crystal oscillator pins (32 MHz)
63	X1		
39 to 41	MD0 to MD2	C	Operating mode selection input pins Connect directly to V _{cc} or V _{ss} . In the flash memory mode, these pins are set to be V _{ID} (= 12.0 V) input pins by performing a proper operation.
60	<u>RST</u>	B	External reset request input pin
42	<u>HST</u>	D	Hardware standby input pin
65 to 72	P00 to P07 D00 to D07	E	General-purpose I/O port I/O pins for the lower 8 bits of the external data bus
73 to 80	P10 to P17 D08 to D17	E	General-purpose I/O port This function is valid when the external bus 8-bit mode. I/O pins for the upper 8 bits of the external data bus This function is valid when 16-bit bus mode.
1 to 8	P20 to P27 A00 to A07	F	General-purpose I/O port Output pins for the medium 8 bits of the external address bus
10 to 17	P30 to P37 A08 to A15	F	General-purpose I/O port This function is valid when the corresponding bit of the middle address control register specification is "port". Output pins for the medium 8 bits of the external address bus This function is valid when the corresponding bit of the middle address control register specification is "port".
18	P40 A16	F	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port". External address bus output pin of the bit 16 This function is valid when the corresponding bit of the upper address control register specification is "address".
19	P41 A17	F	General-purpose I/O port This function is valid when the upper address control register specification is "port". External address bus output pin of the bit 17 This function is valid when the corresponding bit of the upper address control register specification is "address".

*1: FPT-80P-M05

(Continued)

*2: FPT-80P-M15

Pin no.	Pin name	Circuit type	Function
LQFP-80*1 TQFP-80*2			
20	P42	F	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A18		External address bus output pin of the bit 18 This function is valid when the corresponding bit of the upper address control register specification is "address".
	SID0		UART #0 data input pin During UART #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
21	P43	G	General-purpose I/O port This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "port".
	A19		External address bus output pin of the bit 19 This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "address".
	SOD0		UART #0 data output pin This function is valid when the UART #0 data output is enabled.
22	P44	G	General-purpose I/O port This function is valid when the UART #0 and SSI #2 clock output are disabled and the corresponding bit of the upper address control register specification is "port".
	A20		External address bus output pin of the bit 20 This function is valid when the UART #0 clock output is disabled and the corresponding bit of the upper address control register specification is "address".
	SCK0		UART #0 clock I/O pin
23	P45	G	General-purpose I/O port This function is valid when the SSI #2 data output is disabled and the corresponding bit of the upper address control register specification is "port".
	A21		External address bus output pin of the bit 21 This function is valid when the SSI #2 data output is disabled and the corresponding bit of the upper address control register specification is "address".
	ASR0		16-bit input capture #0 data input pin During 16-bit input capture #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN0		16-bit timer #0 data input pin During 16-bit timer #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.

*1: FPT-80P-M05

(Continued)

*2: FPT-80P-M15

MB90F243

Pin no.	Pin name	Circuit type	Function
LQFP-80*1 TQFP-80*2			
24	P46	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A22		External address bus output pin of the bit 22 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR1		16-bit input capture #1 data input pin During 16-bit input capture #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN1		16-bit timer #1 data input pin During 16-bit timer #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
25	P47	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A23		External address bus output pin for the bit 23 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR2		16-bit input capture #2 data input pin During 16-bit input capture #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN2		16-bit timer #2 data input pin During 16-bit timer #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
53	P51	H	General-purpose I/O port This function is valid when the ready function is disabled.
	RDY		Ready input pin This function is valid when the ready function is enabled.
54	P52	H	General-purpose I/O port This function is valid when the hold function is disabled.
	HAK		Hold acknowledge output pin This function is valid when the hold function is enabled.
55	P53	H	General-purpose I/O port This function is valid when the hold function is disabled.
	HRQ		Hold request input pin This function is valid and when the hold function is enabled.

*1: FPT-80P-M05

*2: FPT-80P-M15

(Continued)

MB90F243

Pin no.	Pin name	Circuit type	Function
LQFP-80*1 TQFP-80*2			
47	P74	G	General-purpose I/O port This function is always valid.
	SID1		SSI #1 data input pin During SSI #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
48	P75	G	General-purpose I/O port This function is valid when the SSI #1 data output is disabled.
	SOD1		SSI #1 data output pin This function is valid when the SSI #1 data output is disabled.
49, 50	P80, P81	G	General-purpose I/O port This function is always valid.
	INT0, INT1		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
51	P82	G	General-purpose I/O port This function is always valid.
	INT2		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately. Because an input to this pin is clamped to Low when the CPU stops, use INT0 or INT1 to wake up the system from the stop mode.
	ATG		8/10-bit A/D converter trigger input pin When 8/10-bit A/D converter is waiting for activation, this input may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using it for output deliberately.
37, 38	OPEN	—	Open pins No internal connections are made.
52	CLK	G	CLK output pin
64	V _{cc}	Power supply	Digital circuit power supply pin
9, 32, 61	V _{ss}	Power supply	Digital circuit power supply (GND) pin
26	A _{Vcc}	Power supply	Analog circuit power supply pin This power supply must only be turned on or off when electric potential of A _{Vcc} or greater is applied to V _{cc} .

*1: FPT-80P-M05

*2: FPT-80P-M15

(Continued)

(Continued)

Pin no.	Pin name	Circuit type	Function
LQFP-80*1 TQFP-80*2			
27	AVRH	Power supply	8/10-bit A/D converter external reference voltage input pin This pin must only be turned on or off when electric potential of AVRH or greater is applied to AV _{cc} .
28	AVRL	Power supply	8/10-bit A/D converter external reference voltage input pin
29	AV _{ss}	Power supply	Analog circuit power supply (GND) pin

*1: FPT-80P-M05

*2: FPT-80P-M15

MB90F243

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		<ul style="list-style-type: none"> • 32 MHz • Oscillation feedback resistor: approximately 1 MΩ
B		<ul style="list-style-type: none"> • CMOS-level hysteresis input (Without standby control) • Pull-up resistor: approximately 50 kΩ
C		<ul style="list-style-type: none"> • CMOS-level input • High voltage control for flash memory testing
D		<ul style="list-style-type: none"> • CMOS-level hysteresis input (Without standby control) • Optional pull-up resistor

(Continued)

(Continued)

Type	Circuit	Remarks
E	<p>Digital output Diffused resistor Flash memory mode Standby control signal TTL TTL</p>	<ul style="list-style-type: none"> CMOS-level output TTL-level input (With standby control) Optional pull-up resistor
F	<p>Digital output Diffused resistor Flash memory mode Standby control signal TTL Digital input CMOS</p>	<ul style="list-style-type: none"> CMOS-level output CMOS-level hysteresis input TTL-level input (flash memory mode) (With standby control) Optional pull-up resistor
G	<p>Digital output Diffused resistor Standby control signal Digital input CMOS</p>	<ul style="list-style-type: none"> CMOS-level output CMOS-level hysteresis input (With standby control) Optional pull-up resistor
H	<p>Digital output Diffused resistor Standby control signal Digital input TTL</p>	<ul style="list-style-type: none"> CMOS-level output TTL-level input (With standby control) Optional pull-up resistor
I	<p>Digital output Diffused resistor Analog input Analog input control Digital input CMOS</p>	<ul style="list-style-type: none"> N-ch open-drain CMOS-level output CMOS-level hysteresis input (Analog input) (With analog input control) Optional pull-up resistor

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to the input or output pins other than medium-and high-voltage pins or if higher than the voltage which shown on "■ Absolute Maximum Ratings" is applied between V_{CC} and V_{SS} .

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.


2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

3. Precautions when Using an External Clock

When an external clock is used, drive X0 only.

- For example an external clock



4. Power Supply Pins

When there are several V_{CC} and V_{SS} pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latch-up. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to V_{CC} and V_{SS} with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about $0.1 \mu F$ between V_{CC} and V_{SS} near this device as a bypass capacitor.

5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0 and X1 pins and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

6. Sequence for Applying the A/D Converter Power Supply and the Analog Inputs

Always be sure to apply the digital power supply (V_{CC}) before applying the A/D converter power supply (AV_{CC}, AVR_H, and AVR_L) and the analog inputs (AN0 to AN7).

In addition, when the power is turned off, turn off the A/D converter power supply and the analog inputs first, and then turn off the digital power supply. (Turning on or off the analog and digital power supplies simultaneously will not cause any problems.)

Whether applying or cutting off the power, be certain that AVR_H does not exceed AV_{CC}.


7. External Reset Input

To reliably reset the controller by inputting an "L" level to the \overline{RST} pin, ensure that the "L" level is applied for at least five machine cycles.

8. \overline{HST} Pin

When turning on the system, be sure to set the \overline{HST} pin to "H" level. Never set the \overline{HST} pin to "L" level while the \overline{RST} pin is in "L" level.

9. CLK Pin




Note: CLK pin cannot use as I/O port.

Care must be taken that this is different from standard specification for F²MC-16F family.


MB90F243

■ BLOCK DIAGRAM




■ F²MC-16L CPU PROGRAMMING MODEL


- Dedicated registers



- General-purpose registers




- Processor status (PS)



MB90F243

■ MEMORY MAP



■ I/O MAP

Address	Register name	Register	Read/write	Resource name	Initial value
000000H	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXXX
000001H	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXXX
000002H	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXXX
000003H	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXXX
000004H	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXXX
000005H	PDR5	Port 5 data register	R/W	Port 5	XXXXXXX-
000006H	PDR6	Port 6 data register	R/W	Port 6	11--1111
000007H	PDR7	Port 7 data register	R/W	Port 7	--XXXXXX
000008H	PDR8	Port 8 data register	R/W	Port 8	-----XXX
000009H to 00000FH		(Vacancy)			
000010H	DDR0	Port 0 direction register	R/W	Port 0	00000000
000011H	DDR1	Port 1 data direction register	R/W	Port 1	00000000
000012H	DDR2	Port 2 direction register	R/W	Port 2	00000000
000013H	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014H	DDR4	Port 4 data direction register	R/W	Port 4	00000000
000015H	DDR5	Port 5 data direction register	R/W	Port 5	0000000-
000016H	ADER	Analog input enable register	R/W	Analog input enabled	11--1111
000017H	DDR7	Port 7 data direction register	R/W	Port 7	--000000
000018H	DDR8	Port 8 data direction register	R/W	Port 8	-----000
000019H to 00001FH		(Vacancy)			
000020H	SCR1	Serial control status register 1	R/W	8/16-bit I/O simple serial interface ch. 1	10000000
000021H	SSR1	Serial status register 1	R/W		-----00
000022H	SDR1L	Serial data register 1 (L)	R/W		XXXXXXXXXX
000023H	SDR1H	Serial data register 1 (H)	R/W		XXXXXXXXXX
000024H to 000027H		(Vacancy)			
000028H	UMC0	Mode control register 0	R/W	UART ch. 0	00000100
000029H	USR0	Status register 0	R/W		00010000
00002AH	UIDR0/ UODR0	Input data register 0/ output data register 0	R/W		XXXXXXXXXX
00002BH	URD0	Rate and data register 0	R/W		00000000
00002CH to 00002FH		(Vacancy)			

(Continued)

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AV_{SS} = V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{CC}	V _{SS} - 0.3	V _{SS} + 7.0	V	
	AV _{CC}	V _{CC} - 0.3	V _{CC} + 7.0	V	
	AVRH	V _{SS} - 0.3	V _{SS} + 7.0	V	*1
	AVRL	V _{SS} - 0.3	V _{SS} + 7.0	V	
Input voltage	V _I	V _{SS} - 0.3	V _{CC} + 0.3	V	*2
Output voltage	V _O	V _{SS} - 0.3	V _{CC} + 0.3	V	*2
"L" level maximum output current	I _{OL}	—	15	mA	
"L" level average output current	I _{OLAV}	—	4	mA	
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	50	mA	
"H" level maximum output current	I _{OH}	—	-15	mA	
"H" level average output current	I _{OHAV}	—	-4	mA	
"H" level total maximum output current	ΣI_{OH}	—	-100	mA	
"H" level total average output current	ΣI_{OHAV}	—	-50	mA	
Power consumption	P _D	—	+600	mW	
Operating temperature	T _A	-25	+85	°C	
Storage temperature	T _{STG}	-55	+125	°C	

*1: AV_{CC}, AVRH and AVRL must not exceed V_{CC}.

*2: V_I and V_O must not exceed V_{CC} + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB90F243

3. Recommended Operating Conditions

(AV_{SS} = V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{CC}	4.5	5.5	V	Normal operation
	V _{CC}	3.0	5.5	V	Maintaining the stop status
"H" level input voltage	V _{CC}	0.7 V _{CC}	V _{CC} + 0.3	V	CMOS input
	V _{IH2}	2.2	V _{CC} + 0.3	V	TTL input
	V _{IH1S}	0.8 V _{CC}	V _{CC} + 0.3	V	Hysteresis input
	V _{IHM}	V _{SS} - 0.3	V _{CC} + 0.3	V	MD0 to MD2
"L" level input voltage	V _{IL1}	V _{SS} - 0.3	0.3 V _{CC}	V	CMOS input
	V _{IL2}	V _{SS} - 0.3	0.8	V	TTL input
	V _{IL1S}	V _{SS} - 0.3	0.2 V _{CC}	V	Hysteresis input
	V _{ILM}	V _{SS} - 0.3	V _{SS} + 0.3	V	MD0 to MD2
Operating temperature	T _A	-25	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

4. DC Characteristics

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
V _{ID} input voltage	V _{ID}	—	—	11.5	—	12.5	V	
"H" level output voltage	V _{OH}	All ports except port 6	V _{CC} = 4.5 V I _{OH} = -4.0 mA	V _{CC} - 0.5	—	—	V	
"L" level output voltage	V _{OL}	All ports	V _{CC} = 4.5 V I _{OL} = 4.0 mA	—	—	0.4	V	
"H" level input current	I _{IH1}	Except RST	V _{CC} = 5.5 V V _{IH} = 0.7 V _{CC}	—	—	-10	µA	CMOS input
	I _{IH2}	—	V _{CC} = 5.5 V V _{IH} = 2.2 V _{CC}	—	—	-10	µA	TTL input
	I _{IH3}	—	V _{CC} = 5.5 V V _{IH} = 0.8 V _{CC}	—	—	-10	µA	Hysteresis input
"L" level input current	I _{IL1}	Except RST	V _{CC} = 5.5 V V _{IH} = 0.3 V _{CC}	—	—	10	µA	CMOS input
	I _{IL2}	—	V _{CC} = 5.5 V V _{IH} = 0.8 V _{CC}	—	—	10	µA	TTL input
	I _{IL3}	—	V _{CC} = 5.5 V V _{IH} = 0.2 V _{CC}	—	—	10	µA	Hysteresis input
Pull-up resistor	R _{PULL}	RST	—	22	—	110	KΩ	
Power supply current* ¹	I _{CC1}	V _{CC}	CPU normal mode internal 20 MHz operation	—	—	130	mA	Flash memory read state
	I _{CC2}	V _{CC}		—	—	150	mA	Flash memory program/erase state
	I _{CCS}	V _{CC}	CPU sleep mode internal 16 MHz operation	—	—	30	mA	
	I _{CCH}	V _{CC}	CPU stop mode T _A = +25°C	—	—	100	µA	
Input capacitance	C _{IN}	Other than V _{CC} , V _{SS}	—	—	10	—	pF	
Open-drain output leakage current	I _{LEAK}	Port 6		—	—	10	µA	
Low V _{CC} voltage* ²	V _{LKO}	—		3.2	—	4.2	V	

*1: Because the current values are tentative values, they are subject to change without notice due to our efforts to improve the characteristics of these devices.

*2: To prevent improper commands from being activated during rise and fall of V_{CC}, the internal V_{CC} detection circuit of the flash memory allows only read accesses and ignores write accesses while V_{CC} is lower than V_{LKO}.

MB90F243

4. Flash Memory Program/Erase Characteristics

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Condition	Value			Unit	Remarks
		Min.	Typ.	Max.		
Sector erase time	T _A = +25°C, V _{CC} = 5.0 V, 100 cycles	—	1.5	13.5	sec	Except for the write time before internal erase operation
Chip erase time		—	—	27.0	sec	Except for the write time before internal erase operation
Byte program time	—	—	16	1000*	μs	Except for the over head time of the system
Chip program time	T _A = +25°C, V _{CC} = 5.0 V, 100 cycles	—	2.1	12.5	sec	Except for the over head time of the system
Erase/program cycle	—	100	—	—	cycles	

* : The internal automatic algorithm continues operations for up to 48 ms, for each 1-byte writing operation.


5. AC Characteristics

(1) Clock Timing


(AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Clock frequency	F _c	X ₀ , X ₁	—	—	32	MHz	
Clock cycle time	t _c	X ₀ , X ₁		1/F _c	—	ns	
Input clock pulse width	P _{WH} , P _{WL}	X ₀		10	—	ns	
Input clock rising/falling time	t _{CR} , t _{CF}	X ₀		—	8	ns	

- Clock timing



- Relationship between clock frequency and power supply voltage




MB90F243

(2) Clock Output Timing

($V_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Cycle time	t_{CYC}	CLK	—	2 t_c^*	—	ns	
CLK $\uparrow \rightarrow$ CLK \downarrow	t_{CHCL}	CLK		1 $t_{CYC}/2 - 20$	1 $t_{CYC}/2 + 20$	ns	

* : For information on t_c (clock cycle time), see "(1) Clock Timing."




(3) Reset and Hardware Standby Input

($V_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Reset input time	t_{RSTL}	\overline{RST}	—	5 t_{CYC}^*	—	ns	
Hardware standby input time	t_{HSTL}	\overline{HST}		5 t_{CYC}^*	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

Note: When hardware standby input is given, the machine cycle is simultaneously selected to be divide-by-32.




(4) Power on Supply Specifications (Power-on Reset)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -25^\circ\text{C} \text{ to } +85^\circ\text{C})$


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Power supply rising time	t_R	V_{CC}	—	—	30	ms	*
Power supply cut-off time	t_{OFF}	V_{CC}		1	—	ms	

*: Before the power rising, V_{CC} must be less than 0.2 V.

Note: The above standards are the values needed in order to activate a power-on reset.



If power supply voltage needs to be changed in the course of operation, a smooth voltage rise is recommended by suppressing the voltage variation as shown below.




MB90F243

(5) Bus Read Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Address cycle time	t _{ACYC}	A23 to A00	—	2 t _{CYC} * - 10	—	ns	
Valid address → RD ↓ time	t _{AVRL}	A23 to A00		1 t _{CYC} */2 - 15	—	ns	
RD pulse width	t _{RLRH}	RD		1 t _{CYC} * - 25	—	ns	
RD ↓ → data read time	t _{RLDV}	D15 to D00		—	1 t _{CYC} * - 30	ns	
Valid address → data read time	t _{AVDV}	D15 to D00		—	3 t _{CYC} */2 - 40	ns	
RD ↑ → data hold time	t _{RHDX}	D15 to D00		0	—	ns	
RD ↑ → address valid time	t _{RHAX}	A23 to A00		1 t _{CYC} */2 - 20	—	ns	
Valid address → CLK ↑ time	t _{AVCH}	A23 to A00, CLK		1 t _{CYC} */2 - 25	—	ns	
RD ↓ → CLK ↓ time	t _{RLCL}	RD, CLK		1 t _{CYC} */2 - 25	—	ns	


* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."



(6) Bus Write Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Valid address → WR ↓ time	t _{AVWL}	A23 to A00	—	1 t _{CYC} */2 - 15	—	ns	
WR pulse width	t _{WLWH}	WRL, WRH		1 t _{CYC} * - 25	—	ns	
Write data → WR ↑ time	t _{DVWH}	D15 to D00		1 t _{CYC} * - 40	—	ns	
WR ↑ → Data hold time	t _{WHDX}	D15 to D00		1 t _{CYC} */2 - 15	—	ns	
WR ↑ → Address valid time	t _{WHAX}	A23 to A00		1 t _{CYC} */2 - 15	—	ns	
WR ↑ → CLK ↓ time	t _{WLCL}	WRL, WRH, CLK		1 t _{CYC} */2 - 25	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."


MB90F243

(7) Ready Input Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, TA = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RDY setup time	t _{TRYHS}	RDY	Source oscillation 32 MHz	15	60	ns	
RDY hold time	t _{TRYHH}	RDY		0	60	ns	

Note: If the RDY setup time is insufficient, use the auto ready function.




(8) Hold Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, TA = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Pin floating → HAK ↓ time	t _{XHAL}	HAK	—	30	t _{CYC} *	ns	
HAK ↑ time → Pin valid time	t _{HAHV}	HAK	—	1 t _{CYC} *	2 t _{CYC} *	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

Note: At least one cycle is required from the time when HRQ is fetched until HAK changes.



(9) UART Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	tscyc	—	For internal shift clock mode output pin, C _L = 80 pF+ 1 TTL	8 t _{cyc} *	—	ns	
SCK ↓ → SOD delay time	tslov	—		-80	80	ns	
Valid SID → SCK ↑	tivsh	—		100	—	ns	
SCK ↑ → Valid SID hold time	tshix	—		60	—	ns	
Serial clock "H" pulse width	tshsl	—	For external shift clock mode output pin, C _L = 80 pF+ 1 TTL	4 t _{cyc} *	—	ns	
Serial clock "L" pulse width	tslsh	—		4 t _{cyc} *	—	ns	
SCK ↓ → SOD delay time delay time	tslov	—		—	150	ns	
Valid SID → SCK ↑	tivsh	—		60	—	ns	
SCK ↑ → Valid SID hold time	tshix	—		60	—	ns	


*: For information on t_{cyc} (cycle time), see "(2) Clock Output Timing."

Notes:


- These are the AC characteristics for CLK synchronous mode.
- C_L is the load capacitance added to pins during testing.

MB90F243

- Internal shift clock mode



- External shift clock mode




(10) Serial I/O Timing

(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	tscyc	—	For internal shift clock mode output pin, $C_L = 80 \text{ pF}$	2 t _{cyc} *	—	ns	
SCK ↑ → SOD delay time	tslov	—		—	1 t _{cyc} */2	ns	
Valid SID → SCK ↑	tvsh	—		1 t _{cyc} - 15	—	ns	
SCK ↑ → Valid SID hold time	tshix	—		1 t _{cyc} *	—	ns	

* : For information on t_{cyc} (cycle time), see "(2) Clock Output Timing."Note: C_L is the load capacitance added to pins during testing.

• Internal shift clock mode




MB90F243

(11) Timer Input Timing

($AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Input pulse width	t_{TIWH} , t_{TIWL}	ASR0 to ASR3, TIN0 to TIN2	—	4 tcyc*	—	ns	


* : For information on tcyc (cycle time), see "(2) Clock Output Timing."



(12) Timer Output Timing

($AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$)


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
CLK $\uparrow \rightarrow$ Change time	t_{TO}	TOT0 to TOT2	$V_{CC} = 5.0 \text{ V} \pm 10\%$	—	40	ns	



(13) Trigger Input Timing(AV_{CC} = V_{CC} = 5.0 V ±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -25°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Input pulse width	t _{TRGH} , t _{TRGL}	ATG, INT0 to INT3	—	5 tcyc*	—	ns	

* : For information on tcyc (cycle time), see "(2) Clock Output Timing."



MB90F243

6. A/D Converter Electrical Characteristics

($AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	—	—	—	—	8	10	bit	
	—	—		—	10	10	bit	
Total error	—	—	—	—	—	± 3.0	LSB	
Linearity error	—	—	—	—	—	± 2.0	LSB	
Differential linearity error	—	—	—	—	—	± 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN3, AN6, AN7	AVRL — 1.0 LSB	AVRL + 1.0 LSB	AVRL + 3.0 LSB	mV		
Full-scale transition voltage	V_{FST}	AN0 to AN3, AN6, AN7	AVRH — 4.0 LSB	AVRH — 1.0 LSB	AVRH + 1.0 LSB	mV		
Conversion time	—	—	1.25	—	—	μs		
Sampling period	—	—	Setup by ADCT register $V_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$	560	—	—	ns	
Conversion period a	—	—		125	—	—	ns	
Conversion period b	—	—		125	—	—	ns	
Conversion period c	—	—		250	—	—	ns	
Analog port input current	I_{AIN}	AN0 to AN3, AN6, AN7	—	—	0.1	3	μA	
Analog input voltage	—	AN0 to AN3, AN6, AN7	—	AVRL	—	AVRH	V	
Reference voltage	—	AVRH	$AVRH - AVRL \geq 2.7$	AVRL + 2.7	—	AV _{CC}	V	
	—	AVRL		0	—	AVRH — 2.7	V	
Power supply current	I_A	AV _{CC}	AV _{CC} = 5.5 V Stop mode	—	15	20	mA	
	I_{AS}^{*2}	AV _{CC}		—	—	5	μA	
Reference voltage supply current	I_R	AVRH	AV _{CC} = 5.5 V Stop mode	—	1.5	2	mA	
	I_{RS}^{*2}	AVRH		—	—	5	μA	
Interchannel disparity	—	AN0 to AN3, AN6, AN7	—	—	—	4	LSB	


*1: When $F_C = 32 \text{ MHz}$ (frequency), and the machine cycle is 62.5 ns.

*2: Current when the A/D converter is not operating and the CPU is stopped.

Notes: • The smaller $| AVRH - AVRL |$, the greater the error would become relatively.

- If the output impedance of the external circuit for the analog input is high, sampling period might be insufficient. When the sampling period set at near the minimum value, the output impedance of the external circuit should be less than approximately 300Ω .

- Analog input circuit model diagram



MB90F243

7. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter.

When the number of bits is 10, analog voltage can be divided into 2^{10} .

Linearity error


The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, non-linearity error, differential linearity error, and noise



$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$

$$\text{Digital output N linearity error} = \frac{V_{NT} - (1 \text{ LSB} \times N + V_{OT})}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Digital output N differential linearity error} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} [\text{LSB}]$$

V_{OT} : Voltage for digital output transit from "000H" to "001H"

V_{FST} : Voltage for digital output transit from "3FEH" to "3FFH"

■ INSTRUCTION SET (412 INSTRUCTIONS)

Table 1 Explanation of Items in Table of Instructions

Item	Explanation
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.
B	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0". X: Extends before transferring. —: Transfers nothing.
AH	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00 _H to AH. X: Transfers 00 _H or FF _H to AH by extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction. —: No change.
S	S: Set by execution of instruction. R: Reset by execution of instruction.
T	
N	
Z	
V	
C	
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

MB90F243

Table 2 Explanation of Symbols in Table of Instructions

Symbol	Explanation
A	32-bit accumulator The number of bits used varies according to the instruction. Byte: Low order 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL, AH
AH	High-order 16 bits of A
AL	Low-order 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limit register
SPCL	Stack pointer lower limit register
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24
io	I/O area (000000 _H to 0000FF _H)

(Continued)

(Continued)

Symbol	Explanation
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

MB90F243

Table 3 Effective Address Fields

Code	Notation	Address format	Number of bytes in address extension*		
00	R0	RW0	RL0	Register direct “ea” corresponds to byte, word, and long-word types, starting from the left	—
01	R1	RW1	(RL0)		
02	R2	RW2	RL1		
03	R3	RW3	(RL1)		
04	R4	RW4	RL2		
05	R5	RW5	(RL2)		
06	R6	RW6	RL3		
07	R7	RW7	(RL3)		
08	@RW0			Register indirect	0
09	@RW1				
0A	@RW2				
0B	@RW3				
0C	@RW0 +			Register indirect with post-increment	0
0D	@RW1 +				
0E	@RW2 +				
0F	@RW3 +				
10	@RW0 + disp8			Register indirect with 8-bit displacement	1
11	@RW1 + disp8				
12	@RW2 + disp8				
13	@RW3 + disp8				
14	@RW4 + disp8				
15	@RW5 + disp8				
16	@RW6 + disp8				
17	@RW7 + disp8				
18	@RW0 + disp16			Register indirect with 16-bit displacement	2
19	@RW1 + disp16				
1A	@RW2 + disp16				
1B	@RW3 + disp16				
1C	@RW0 + RW7			Register indirect with index	0
1D	@RW1 + RW7			Register indirect with index	0
1E	@PC + dip16			PC indirect with 16-bit displacement	2
1F	addr16			Direct address	2

* : The number of bytes for address extension is indicated by the “+” symbol in the “#” (number of bytes) column in the Table of Instructions.

Table 4 Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
		Number of execution cycles for each form of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj +	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

* : "(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)*		(c)*		(d)*	
	byte	word	word	long	long	
Internal register	+ 0		+ 0		+ 0	
Internal RAM even address	+ 0		+ 0		+ 0	
Internal RAM odd address	+ 0		+ 1		+ 2	
Even address not in internal RAM	+ 1		+ 1		+ 2	
Odd address not in internal RAM	+ 1		+ 3		+ 6	
External data bus (8 bits)	+ 1		+ 3		+ 6	

* : "(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

(Continued)

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
XCH A, ear	2	3	0	byte (A) ↔ (ear)	Z	-	-	-	-	-	-	-	-	-
XCH A, eam	2+	3+ (a)	2× (b)	byte (A) ↔ (eam)	Z	-	-	-	-	-	-	-	-	-
XCH Ri, ear	2	4	0	byte (Ri) ↔ (ear)	-	-	-	-	-	-	-	-	-	-
XCH Ri, eam	2+	5+ (a)	2× (b)	byte (Ri) ↔ (eam)	-	-	-	-	-	-	-	-	-	-

For an explanation of “(a)” and “(b)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 8 Transfer Instructions (Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVL A, ear	2	1	0	long (A) ← (ear)	—	—	—	—	—	*	*	—	—	—
MOVL A, eam	2+	3+ (a)	(d)	long (A) ← (eam)	—	—	—	—	—	*	*	—	—	—
MOVL A, # imm32	5	3	0	long (A) ← imm32	—	—	—	—	—	*	*	—	—	—
MOVL A, @SP + disp8	3	4	(d)	long (A) ← ((SP) +disp8)	—	—	—	—	—	*	*	—	—	—
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	—	—	—	—	—	*	*	—	—	—
MOVPL A, @A	2	3	(d)	long (A) ← ((A))	—	—	—	—	—	*	*	—	—	—
MOVPL@A, RLi	2	5	(d)	long ((A)) ← (RLi)	—	—	—	—	—	*	*	—	—	—
MOVL @SP + disp8, A	3	4	(d)	long ((SP) + disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVL ear, A	2	2	0	long (ear) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVL eam, A	2+	3+ (a)	(d)	long (eam) ← (A)	—	—	—	—	—	*	*	—	—	—

For an explanation of “(a)” and “(d)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
INC ear	2	2	0	byte (ear) \leftarrow (ear) +1	-	-	-	-	-	*	*	*	-	*
INC eam	2+	3+ (a)	2x (b)	byte (eam) \leftarrow (eam) +1	-	-	-	-	-	*	*	*	-	*
DEC ear	2	2	0	byte (ear) \leftarrow (ear) -1	-	-	-	-	-	*	*	*	-	*
DEC eam	2+	3+ (a)	2x (b)	byte (eam) \leftarrow (eam) -1	-	-	-	-	-	*	*	*	-	*
INCW ear	2	2	0	word (ear) \leftarrow (ear) +1	-	-	-	-	-	*	*	*	-	*
INCW eam	2+	3+ (a)	2x (c)	word (eam) \leftarrow (eam) +1	-	-	-	-	-	*	*	*	-	*
DECW ear	2	2	0	word (ear) \leftarrow (ear) -1	-	-	-	-	-	*	*	*	-	*
DECW eam	2+	3+ (a)	2x (c)	word (eam) \leftarrow (eam) -1	-	-	-	-	-	*	*	*	-	*
INCL ear	2	4	0	long (ear) \leftarrow (ear) +1	-	-	-	-	-	*	*	*	-	*
INCL eam	2+	5+ (a)	2x (d)	long (eam) \leftarrow (eam) +1	-	-	-	-	-	*	*	*	-	*
DECL ear	2	4	0	long (ear) \leftarrow (ear) -1	-	-	-	-	-	*	*	*	-	*
DECL eam	2+	5+ (a)	2x (d)	long (eam) \leftarrow (eam) -1	-	-	-	-	-	*	*	*	-	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CMP A	1	2	0	byte (AH) - (AL)	-	-	-	-	-	*	*	*	*	-
CMP A, ear	2	2	0	byte (A) - (ear)	-	-	-	-	-	*	*	*	*	-
CMP A, eam	2+	2+ (a)	(b)	byte (A) - (eam)	-	-	-	-	-	*	*	*	*	-
CMP A, #imm8	2	2	0	byte (A) - imm8	-	-	-	-	-	*	*	*	*	-
CMPW A	1	2	0	word (AH) - (AL)	-	-	-	-	-	*	*	*	*	-
CMPW A, ear	2	2	0	word (A) - (ear)	-	-	-	-	-	*	*	*	*	-
CMPW A, eam	2+	2+ (a)	(c)	word (A) - (eam)	-	-	-	-	-	*	*	*	*	-
CMPW A, #imm16	3	2	0	word (A) - imm16	-	-	-	-	-	*	*	*	*	-
CMPL A, ear	2	3	0	long (A) - (ear)	-	-	-	-	-	*	*	*	*	-
CMPL A, eam	2+	4+ (a)	(d)	long (A) - (eam)	-	-	-	-	-	*	*	*	*	-
CMPL A, #imm32	5	3	0	long (A) - imm32	-	-	-	-	-	*	*	*	*	-

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIVU	A	1	*1	0 word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	—	—	—	—	—	—	—	*	*	—
DIVU	A, ear	2	*2	0 word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	—	—	—	—	—	—	—	*	*	—
DIVU	A, eam	2+	*3	*6 word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	—	—	—	—	—	—	—	*	*	—
DIVUW	A, ear	2	*4	0 long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	—	—	—	—	—	—	—	*	*	—
DIVUW	A, eam	2+	*5	*7 long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	—	—	—	—	—	—	—	*	*	—
MULU	A	1	*8	0 byte (AH) × byte (AL) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU	A, ear	2	*9	0 byte (A) × byte (ear) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU	A, eam	2+	*10	(b) byte (A) × byte (eam) → word (A)	—	—	—	—	—	—	—	—	—	—
MULUW	A	1	*11	0 word (AH) × word (AL) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW	A, ear	2	*12	0 word (A) × word (ear) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW	A, eam	2+	*13	(c) word (A) × word (eam) → long (A)	—	—	—	—	—	—	—	—	—	—

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

*1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.

*2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.

*3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.

*4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.

*5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.

*6: (b) when dividing into zero or when an overflow occurs, and 2 × (b) normally.

*7: (c) when dividing into zero or when an overflow occurs, and 2 × (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.

*9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.

*10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.

*12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.

*13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIV A	2	*1	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	—	—	—	—	—	—	*	*	—
DIV A, ear	2	*2	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	—	—	—	—	—	—	*	*	—
DIV A, eam	2+	*3	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	—	—	—	—	—	—	*	*	—
DIVW A, ear	2	*4	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	—	—	—	—	—	—	—	*	*	—
DIVW A, eam	2+	*5	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	—	—	—	—	—	—	—	*	*	—
MUL A	2	*8	0	byte (AH) × byte (AL) → word (A)	—	—	—	—	—	—	—	—	—	—
MUL A, ear	2	*9	0	byte (A) × byte (ear) → word (A)	—	—	—	—	—	—	—	—	—	—
MUL A, eam	2+	*10	(b)	byte (A) × byte (eam) → word (A)	—	—	—	—	—	—	—	—	—	—
MULW A	2	*11	0	word (AH) × word (AL) → long (A)	—	—	—	—	—	—	—	—	—	—
MULW A, ear	2	*12	0	word (A) × word (ear) → long (A)	—	—	—	—	—	—	—	—	—	—
MULW A, eam	2+	*13	(b)	word (A) × word (eam) → long (A)	—	—	—	—	—	—	—	—	—	—

For an explanation of “(b)” and “(c)”, refer to Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

*1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.

*2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.

*3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.

*4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally.

When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.

*5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.

When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.

*6: (b) when dividing into zero or when an overflow occurs, and 2 × (b) normally.

*7: (c) when dividing into zero or when an overflow occurs, and 2 × (c) normally.

*8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

*11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.

*13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

MB90F243

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
AND A, #imm8	2	2	0	byte (A) ← (A) and imm8	—	—	—	—	—	*	*	R	—	—
AND A, ear	2	2	0	byte (A) ← (A) and (ear)	—	—	—	—	—	*	*	R	—	—
AND A, eam	2+	3+ (a)	(b)	byte (A) ← (A) and (eam)	—	—	—	—	—	*	*	R	—	—
AND ear, A	2	3	0	byte (ear) ← (ear) and (A)	—	—	—	—	—	*	*	R	—	*
AND eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) and (A)	—	—	—	—	—	*	*	R	—	*
OR A, #imm8	2	2	0	byte (A) ← (A) or imm8	—	—	—	—	—	*	*	R	—	—
OR A, ear	2	2	0	byte (A) ← (A) or (ear)	—	—	—	—	—	*	*	R	—	—
OR A, eam	2+	3+ (a)	(b)	byte (A) ← (A) or (eam)	—	—	—	—	—	*	*	R	—	—
OR ear, A	2	3	0	byte (ear) ← (ear) or (A)	—	—	—	—	—	*	*	R	—	*
OR eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) or (A)	—	—	—	—	—	*	*	R	—	*
XOR A, #imm8	2	2	0	byte (A) ← (A) xor imm8	—	—	—	—	—	*	*	R	—	—
XOR A, ear	2	2	0	byte (A) ← (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XOR A, eam	2+	3+ (a)	(b)	byte (A) ← (A) xor (eam)	—	—	—	—	—	*	*	R	—	—
XOR ear, A	2	3	0	byte (ear) ← (ear) xor (A)	—	—	—	—	—	*	*	R	—	*
XOR eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) xor (A)	—	—	—	—	—	*	*	R	—	*
NOT A	1	2	0	byte (A) ← not (A)	—	—	—	—	—	*	*	R	—	—
NOT ear	2	2	0	byte (ear) ← not (ear)	—	—	—	—	—	*	*	R	—	*
NOT eam	2+	3+ (a)	2× (b)	byte (eam) ← not (eam)	—	—	—	—	—	*	*	R	—	*
ANDW A	1	2	0	word (A) ← (AH) and (A)	—	—	—	—	—	*	*	R	—	—
ANDW A, #imm16	3	2	0	word (A) ← (A) and imm16	—	—	—	—	—	*	*	R	—	—
ANDW A, ear	2	2	0	word (A) ← (A) and (ear)	—	—	—	—	—	*	*	R	—	—
ANDW A, eam	2+	3+ (a)	(c)	word (A) ← (A) and (eam)	—	—	—	—	—	*	*	R	—	—
ANDW ear, A	2	3	0	word (ear) ← (ear) and (A)	—	—	—	—	—	*	*	R	—	*
ANDW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) and (A)	—	—	—	—	—	*	*	R	—	*
ORW A	1	2	0	word (A) ← (AH) or (A)	—	—	—	—	—	*	*	R	—	—
ORW A, #imm16	3	2	0	word (A) ← (A) or imm16	—	—	—	—	—	*	*	R	—	—
ORW A, ear	2	2	0	word (A) ← (A) or (ear)	—	—	—	—	—	*	*	R	—	—
ORW A, eam	2+	3+ (a)	(c)	word (A) ← (A) or (eam)	—	—	—	—	—	*	*	R	—	—
ORW ear, A	2	3	0	word (ear) ← (ear) or (A)	—	—	—	—	—	*	*	R	—	*
ORW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) or (A)	—	—	—	—	—	*	*	R	—	*
XORW A	1	2	0	word (A) ← (AH) xor (A)	—	—	—	—	—	*	*	R	—	—
XORW A, #imm16	3	2	0	word (A) ← (A) xor imm16	—	—	—	—	—	*	*	R	—	—
XORW A, ear	2	2	0	word (A) ← (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XORW A, eam	2+	3+ (a)	(c)	word (A) ← (A) xor (eam)	—	—	—	—	—	*	*	R	—	—
XORW ear, A	2	3	0	word (ear) ← (ear) xor (A)	—	—	—	—	—	*	*	R	—	*
XORW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) xor (A)	—	—	—	—	—	*	*	R	—	*
NOTW A	1	2	0	word (A) ← not (A)	—	—	—	—	—	*	*	R	—	—
NOTW ear	2	2	0	word (ear) ← not (ear)	—	—	—	—	—	*	*	R	—	*
NOTW eam	2+	3+ (a)	2× (c)	word (eam) ← not (eam)	—	—	—	—	—	*	*	R	—	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ANDL A, ear	2	5	0	long (A) ← (A) and (ear)	—	—	—	—	—	*	*	R	—	—
ANDL A, eam	2+	6+ (a)	(d)	long (A) ← (A) and (eam)	—	—	—	—	—	*	*	R	—	—
ORL A, ear	2	5	0	long (A) ← (A) or (ear)	—	—	—	—	—	*	*	R	—	—
ORL A, eam	2+	6+ (a)	(d)	long (A) ← (A) or (eam)	—	—	—	—	—	*	*	R	—	—
XORL A, ear	2	5	0	long (A) ← (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XORL A, eam	2+	6+ (a)	(d)	long (A) ← (A) xor (eam)	—	—	—	—	—	*	*	R	—	—

For an explanation of “(a)” and “(d)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NEG A	1	2	0	byte (A) ← 0 – (A)	X	—	—	—	—	*	*	*	*	—
NEG ear	2	2	0	byte (ear) ← 0 – (ear)	—	—	—	—	—	*	*	*	*	*
NEG eam	2+	3+ (a)	2× (b)	byte (eam) ← 0 – (eam)	—	—	—	—	—	*	*	*	*	*
NEGW A	1	2	0	word (A) ← 0 – (A)	—	—	—	—	—	*	*	*	*	—
NEGW ear	2	2	0	word (ear) ← 0 – (ear)	—	—	—	—	—	*	*	*	*	*
NEGW eam	2+	3+ (a)	2× (c)	word (eam) ← 0 – (eam)	—	—	—	—	—	*	*	*	*	*

For an explanation of “(a)”, “(b)” and “(c)” and refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 17 Absolute Value Instructions (Byte/Word/Long Word) [3 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ABS A	2	2	0	byte (A) ← absolute value (A)	Z	—	—	—	—	*	*	*	—	—
ABSW A	2	2	0	word (A) ← absolute value (A)	—	—	—	—	—	*	*	*	—	—
ABSL A	2	4	0	long (A) ← absolute value (A)	—	—	—	—	—	*	*	*	—	—

Table 18 Normalize Instructions (Long Word) [1 Instruction]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NRML A, R0	2	*	0	long (A) ← Shifts to the position at which “1” was set first byte (R0) ← current shift count	—	—	—	—	*	—	—	—	—	—

* : 5 when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

MB90F243

Table 19 Shift Instructions (Byte/Word/Long Word) [27 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
RORC A	2	2	0	byte (A) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	—
ROLC A	2	2	0	byte (A) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	—
RORC ear	2	2	0	byte (ear) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	*
RORC eam	2+	3+ (a)	2× (b)	byte (eam) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	*
ROLC ear	2	2	0	byte (ear) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	*
ROLC eam	2+	3+ (a)	2× (b)	byte (eam) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	*
ASR A, R0	2	*1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSR A, R0	2	*1	0	byte (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSL A, R0	2	*1	0	byte (A) ← Logical left barrel shift (A, R0)	—	—	—	—	—	*	*	—	*	—
ASR A, #imm8	3	*3	0	byte (A) ← Arithmetic right barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSR A, #imm8	3	*3	0	byte (A) ← Logical right barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSL A, #imm8	3	*3	0	byte (A) ← Logical left barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
ASRW A	1	2	0	word (A) ← Arithmetic right shift (A, 1 bit)	—	—	—	—	*	*	*	—	*	—
LSRW A/SHRW A	1	2	0	word (A) ← Logical right shift (A, 1 bit)	—	—	—	—	*	R	*	—	*	—
LSLW A/SHLW A	1	2	0	word (A) ← Logical left shift (A, 1 bit)	—	—	—	—	—	*	*	—	*	—
ASRW A, R0	2	*1	0	word (A) ← Arithmetic right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSRW A, R0	2	*1	0	word (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSLW A, R0	2	*1	0	word (A) ← Logical left barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
ASRW A, #imm8	3	*3	0	word (A) ← Arithmetic right barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSRW A, #imm8	3	*3	0	word (A) ← Logical right barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSLW A, #imm8	3	*3	0	word (A) ← Logical left barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
ASRL A, R0	2	*2	0	long (A) ← Arithmetic right shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSRL A, R0	2	*2	0	long (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSLL A, R0	2	*2	0	long (A) ← Logical left barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
ASRL A, #imm8	3	*4	0	long (A) ← Arithmetic right shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSRL A, #imm8	3	*4	0	long (A) ← Logical right barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—
LSLL A, #imm8	3	*4	0	long (A) ← Logical left barrel shift (A, imm8)	—	—	—	—	*	*	*	—	*	—

For an explanation of “(a)” and “(b)”, refer to Table 4, “Number of Execution Cycles for Each Form of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

*1: 3 when R0 is 0, 3 + (R0) in all other cases.

*2: 3 when R0 is 0, 4 + (R0) in all other cases.

*3: 3 when imm8 is 0, 3 + (imm8) in all other cases.

*4: 3 when imm8 is 0, 4 + (imm8) in all other cases.

Table 20 Branch 1 Instructions [31 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
BZ/BEQ rel	2	*1	0	Branch when (Z) = 1	—	—	—	—	—	—	—	—	—	—
BNZ/BNE rel	2	*1	0	Branch when (Z) = 0	—	—	—	—	—	—	—	—	—	—
BC/BLO rel	2	*1	0	Branch when (C) = 1	—	—	—	—	—	—	—	—	—	—
BNC/BHS rel	2	*1	0	Branch when (C) = 0	—	—	—	—	—	—	—	—	—	—
BN rel	2	*1	0	Branch when (N) = 1	—	—	—	—	—	—	—	—	—	—
BP rel	2	*1	0	Branch when (N) = 0	—	—	—	—	—	—	—	—	—	—
BV rel	2	*1	0	Branch when (V) = 1	—	—	—	—	—	—	—	—	—	—
BNV rel	2	*1	0	Branch when (V) = 0	—	—	—	—	—	—	—	—	—	—
BT rel	2	*1	0	Branch when (T) = 1	—	—	—	—	—	—	—	—	—	—
BNT rel	2	*1	0	Branch when (T) = 0	—	—	—	—	—	—	—	—	—	—
BLT rel	2	*1	0	Branch when (V) xor (N) = 1	—	—	—	—	—	—	—	—	—	—
BGE rel	2	*1	0	Branch when (V) xor (N) = 0	—	—	—	—	—	—	—	—	—	—
BLE rel	2	*1	0	(V) xor (N) or (Z) = 1	—	—	—	—	—	—	—	—	—	—
BGT rel	2	*1	0	(V) xor (N) or (Z) = 0	—	—	—	—	—	—	—	—	—	—
BLS rel	2	*1	0	Branch when (C) or (Z) = 1	—	—	—	—	—	—	—	—	—	—
BHI rel	2	*1	0	Branch when (C) or (Z) = 0	—	—	—	—	—	—	—	—	—	—
BRA rel	2	*1	0	Branch unconditionally	—	—	—	—	—	—	—	—	—	—
JMP @A	1	2	0	word (PC) ← (A)	—	—	—	—	—	—	—	—	—	—
JMP addr16	3	2	0	word (PC) ← addr16	—	—	—	—	—	—	—	—	—	—
JMP @ear	2	3	0	word (PC) ← (ear)	—	—	—	—	—	—	—	—	—	—
JMP @eam	2+	4+ (a)	(c)	word (PC) ← (eam)	—	—	—	—	—	—	—	—	—	—
JMPP @ear * ³	2	3	0	word (PC) ← (ear), (PCB) ← (ear+2)	—	—	—	—	—	—	—	—	—	—
JMPP @eam * ³	2+	4+ (a)	(d)	word (PC) ← (eam), (PCB) ← (eam+2)	—	—	—	—	—	—	—	—	—	—
JMPP addr24	4	3	0	word (PC) ← ad24 0 to 15 (PCB) ← ad24 16 to 23	—	—	—	—	—	—	—	—	—	—
CALL @ear * ⁴	2	4	(c)	word (PC) ← (ear)	—	—	—	—	—	—	—	—	—	—
CALL @eam * ⁴	2+	5+ (a)	2× (c)	word (PC) ← (eam)	—	—	—	—	—	—	—	—	—	—
CALL addr16 * ⁵	3	5	(c)	word (PC) ← addr16	—	—	—	—	—	—	—	—	—	—
CALLV #vct4 * ⁵	1	5	2× (c)	Vector call instruction	—	—	—	—	—	—	—	—	—	—
CALLP @ear * ⁶	2	7	2× (c)	word (PC) ← (ear) 0 to 15, (PCB) ← (ear) 16 to 23	—	—	—	—	—	—	—	—	—	—
CALLP @eam * ⁶	2+	8+ (a)	* ²	word (PC) ← (eam) 0 to 15, (PCB) ← (eam) 16 to 23	—	—	—	—	—	—	—	—	—	—
CALLP addr24 * ⁷	4	7	2× (c)	word (PC) ← addr 0 to 15, (PCB) ← addr 16 to 23	—	—	—	—	—	—	—	—	—	—

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 3 when branching, 2 when not branching.

*2: 3 × (c) + (b)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: Read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: Read (long word) branch address.

*7: Save (long word) to stack.

MB90F243

Table 21 Branch 2 Instructions [20 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CBNE A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	—	—	—	—	—	*	*	*	*	—
CWBNE A, #imm16, rel	4	*1	0	Branch when byte (A) ≠ imm16	—	—	—	—	—	*	*	*	*	—
CBNE ear, #imm8, rel	4	*1	0	Branch when byte (ear) ≠ imm8	—	—	—	—	—	*	*	*	*	—
CBNE eam, #imm8, rel	4+	*1	(b)	Branch when byte (eam) ≠ imm8	—	—	—	—	—	*	*	*	*	—
CWBNE ear, #imm16, rel	5	*3	0	Branch when word (ear) ≠ imm16	—	—	—	—	—	*	*	*	*	—
CWBNE eam, #imm16, rel	5+	*2	(c)	Branch when word (eam) ≠ imm16	—	—	—	—	—	*	*	*	*	—
DBNZ ear, rel	3	*4	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	—	—	—	—	—	*	*	*	—	—
DBNZ eam, rel	3+	*2	2× (b)	Branch when byte (ear) = (eam) – 1, and (eam) ≠ 0	—	—	—	—	—	*	*	*	—	*
DWB NZ ear, rel	3	*4	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	—	—	—	—	—	*	*	*	—	—
DWB NZ eam, rel	3+	14 12	2× (c)	Branch when word (eam) = (eam) – 1, and (eam) ≠ 0	—	—	—	—	—	*	*	*	—	*
INT #vct8	2	13	8× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INT addr16	3	14	6× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INTP addr24	4	9	6× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INT9	1	11	8× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
RETI	1	—	6× (c)	Return from interrupt	—	—	*	*	*	*	*	*	*	*
RETIQ *6	2	6	*5	Return from interrupt	—	—	*	*	*	*	*	*	*	—
LINK #imm8	2	—	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer area	—	—	—	—	—	—	—	—	—	—
LINK	—	5	(c)	At constant entry, retrieve old frame pointer from stack.	—	—	—	—	—	—	—	—	—	—
UNLINK	1	4 5	(c)	At constant entry, retrieve old frame pointer from stack.	—	—	—	—	—	—	—	—	—	—
RET *7	1	—	(c)	Return from subroutine	—	—	—	—	—	—	—	—	—	—
RETP *8	1	—	(d)	Return from subroutine	—	—	—	—	—	—	—	—	—	—

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 4 when branching, 3 when not branching

*2: 5 when branching, 4 when not branching

*3: 5 + (a) when branching, 4 + (a) when not branching

*4: 6 + (a) when branching, 5 + (a) when not branching

*5: 3 × (b) + 2 × (c) when an interrupt request is generated, 6 × (c) when returning from the interrupt.

*6: High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.

*7: Return from stack (word)

*8: Return from stack (long word)

Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW	
PUSHW A	1	3	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (A)	-	-	-	-	-	-	-	-	-	-	
PUSHW AH	1	3	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (AH)	-	-	-	-	-	-	-	-	-	-	
PUSHW PS	1	3	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (PS)	-	-	-	-	-	-	-	-	-	-	
PUSHW rlst	2	*3	*4	(SP) \leftarrow (SP) -2n, ((SP)) \leftarrow (rlst)	-	-	-	-	-	-	-	-	-	-	
POPW A	1	3	(c)	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	*	-	-	-	-	-	-	-	-	
POPW AH	1	3	(c)	word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	-	-	-	-	-	-	-	-	-	
POPW PS	1	3	(c)	word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	-	*	*	*	*	*	*	*	-	
POPW rlst	2	*2	*4	(rlst) \leftarrow ((SP)), (SP) \leftarrow (SP)	-	-	-	-	-	-	-	-	-	-	
JCTX @A	1	9	6×(c)	Context switch instruction	-	-	*	*	*	*	*	*	*	*	-
AND CCR, #imm8	2	3	0	byte (CCR) \leftarrow (CCR) and imm8	-	-	*	*	*	*	*	*	*	-	
OR CCR, #imm8	2	3	0	byte (CCR) \leftarrow (CCR) or imm8	-	-	*	*	*	*	*	*	*	-	
MOV RP, #imm8	2	2	0	byte (RP) \leftarrow imm8	-	-	-	-	-	-	-	-	-	-	
MOV ILM, #imm8	2	2	0	byte (ILM) \leftarrow imm8	-	-	-	-	-	-	-	-	-	-	
MOVEA RWi, ear	2	3	0	word (RWi) \leftarrow ear	-	-	-	-	-	-	-	-	-	-	
MOVEA RWi, eam	2+	2+(a)	0	word (RWi) \leftarrow eam	-	-	-	-	-	-	-	-	-	-	
MOVEA A, ear	2	2	0	word (A) \leftarrow ear	-	*	-	-	-	-	-	-	-	-	
MOVEA A, eam	2+	1+(a)	0	word (A) \leftarrow eam	-	*	-	-	-	-	-	-	-	-	
ADDSP #imm8	2	3	0	word (SP) \leftarrow ext (imm8)	-	-	-	-	-	-	-	-	-	-	
ADDSP #imm16	3	3	0	word (SP) \leftarrow imm16	-	-	-	-	-	-	-	-	-	-	
MOV A, brgl	2	*1	0	byte (A) \leftarrow (brgl)	Z	*	-	-	-	*	*	-	-	-	
MOV brg2, A	2	1	0	byte (brg2) \leftarrow (A)	-	-	-	-	-	*	*	-	-	-	
MOV brg2, #imm8	3	2	0	byte (brg2) \leftarrow imm8	-	-	-	-	-	*	*	-	-	-	
NOP	1	1	0	No operation	-	-	-	-	-	-	-	-	-	-	
ADB	1	1	0	Prefix code for AD space access	-	-	-	-	-	-	-	-	-	-	
DTB	1	1	0	Prefix code for DT space access	-	-	-	-	-	-	-	-	-	-	
PCB	1	1	0	Prefix code for PC space access	-	-	-	-	-	-	-	-	-	-	
SPB	1	1	0	Prefix code for SP space access	-	-	-	-	-	-	-	-	-	-	
NCC	1	1	0	Prefix code for no flag change	-	-	-	-	-	-	-	-	-	-	
CMR	1	1	0	Prefix code for the common register bank	-	-	-	-	-	-	-	-	-	-	
MOVW SPCU, #imm16	4	2	0	word (SPCU) \leftarrow (imm16)	-	-	-	-	-	-	-	-	-	-	
MOVW SPCL, #imm16	4	2	0	word (SPCL) \leftarrow (imm16)	-	-	-	-	-	-	-	-	-	-	
SETSPC	2	2	0	Stack check operation enable	-	-	-	-	-	-	-	-	-	-	
CLRSPC	2	2	0	Stack check operation disable	-	-	-	-	-	-	-	-	-	-	
BTSCN A	2	*5	0	byte (A) \leftarrow position of "1" bit in word (A)	Z	-	-	-	-	*	-	-	-	-	
BTSCNSA	2	*6	0	byte (A) \leftarrow position of "1" bit in word (A) $\times 2$	Z	-	-	-	-	*	-	-	-	-	
BTSCNDA	2	*7	0	byte (A) \leftarrow position of "1" bit in word (A) $\times 4$	Z	-	-	-	-	*	-	-	-	-	

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

*1: PCB, ADB, SSB, USB, and SPB: 1 cycle

DTB: 2 cycles

DPR: 3 cycles

*2: 3 + 4 × (pop count)

*3: 3 + 4 × (push count)

*4: Pop count × (c), or push count × (c)

*5: 3 when AL is 0, 5 when AL is not 0.

*6: 4 when AL is 0, 6 when AL is not 0.

*7: 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOV _B A, dir:bp	3	3	(b)	byte (A) ← (dir:bp) b	Z	*	—	—	—	*	*	—	—	—
MOV _B A, addr16:bp	4	3	(b)	byte (A) ← (addr16:bp) b	Z	*	—	—	—	*	*	—	—	—
MOV _B A, io:bp	3	3	(b)	byte (A) ← (io:bp) b	Z	*	—	—	—	*	*	—	—	—
MOV _B dir:bp, A	3	4	2×(b)	bit (dir:bp) b ← (A)	—	—	—	—	—	*	*	—	—	*
MOV _B addr16:bp, A	4	4	2×(b)	bit (addr16:bp) b ← (A)	—	—	—	—	—	*	*	—	—	*
MOV _B io:bp, A	3	4	2×(b)	bit (io:bp) b ← (A)	—	—	—	—	—	*	*	—	—	*
SETB dir:bp	3	4	2×(b)	bit (dir:bp) b ← 1	—	—	—	—	—	—	—	—	—	*
SETB addr16:bp	4	4	2×(b)	bit (addr16:bp) b ← 1	—	—	—	—	—	—	—	—	—	*
SETB io:bp	3	4	2×(b)	bit (io:bp) b ← 1	—	—	—	—	—	—	—	—	—	*
CLRB dir:bp	3	4	2×(b)	bit (dir:bp) b ← 0	—	—	—	—	—	—	—	—	—	*
CLRB addr16:bp	4	4	2×(b)	bit (addr16:bp) b ← 0	—	—	—	—	—	—	—	—	—	*
CLRB io:bp	3	4	2×(b)	bit (io:bp) b ← 0	—	—	—	—	—	—	—	—	—	*
BBC dir:bp, rel	4	*1	(b)	Branch when (dir:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBC addr16:bp, rel	5	*1	(b)	Branch when (addr16:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBC io:bp, rel	4	*1	(b)	Branch when (io:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBS dir:bp, rel	4	*1	(b)	Branch when (dir:bp) b = 1	—	—	—	—	—	—	*	—	—	—
BBS addr16:bp, rel	5	*1	(b)	Branch when (addr16:bp) b = 1	—	—	—	—	—	—	*	—	—	—
BBS io:bp, rel	4	*1	(b)	Branch when (io:bp) b = 1	—	—	—	—	—	—	*	—	—	—
SBBS addr16:bp, rel	5	*2	2×(b)	Branch when (addr16:bp) b = 1, bit = 1	—	—	—	—	—	—	*	—	—	*
WBTS io:bp	3	*3	*4	Wait until (io:bp) b = 1	—	—	—	—	—	—	—	—	—	—
WBTC io:bp	3	*3	*4	Wait until (io:bp) b = 0	—	—	—	—	—	—	—	—	—	—

For an explanation of “(b)”, refer to Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

*1: 5 when branching, 4 when not branching

*2: 7 when condition is satisfied, 6 when not satisfied

*3: Undefined count

*4: Until condition is satisfied

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
SWAP	1	3	0	byte (A) 0 to 7 $\leftarrow \rightarrow$ (A) 8 to 15	—	—	—	—	—	—	—	—	—	—
SWAPW	1	2	0	word (AH) $\leftarrow \rightarrow$ (AL)	—	*	—	—	—	—	—	—	—	—
EXT	1	1	0	Byte code extension	X	—	—	—	—	*	*	—	—	—
EXTW	1	2	0	Word code extension	—	X	—	—	—	*	*	—	—	—
ZEXT	1	1	0	Byte zero extension	Z	—	—	—	—	R	*	—	—	—
ZEXTW	1	2	0	Word zero extension	—	Z	—	—	—	R	*	—	—	—

Table 25 String Instructions [10 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVS/MOVDI	2	*2	*3	Byte transfer @AH+ \leftarrow @AL+, counter = RW0	—	—	—	—	—	—	—	—	—	—
MOVSD	2	*2	*3	Byte transfer @AH- \leftarrow @AL-, counter = RW0	—	—	—	—	—	—	—	—	—	—
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
SCEQD	2	*1	*4	Byte retrieval @AH- – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ \leftarrow AL, counter = RW0	—	—	—	—	—	*	*	—	—	—
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ \leftarrow @AL+, counter = RW0	—	—	—	—	—	—	—	—	—	—
MOVWD	2	*2	*6	Word transfer @AH- \leftarrow @AL-, counter = RW0	—	—	—	—	—	—	—	—	—	—
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
SCWEQD	2	*1	*7	Word retrieval @AH- – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
FILSW/FILSWI	2	5m +3	*8	Word filling @AH+ \leftarrow AL, counter = RW0	—	—	—	—	—	*	*	—	—	—

m: RW0 value (counter value)

*1: 3 when RW0 is 0, $2 + 6 \times (\text{RW0})$ for count out, and $6n + 4$ when match occurs

*2: 4 when RW0 is 0, $2 + 6 \times (\text{RW0})$ in any other case

*3: (b) \times (RW0)

*4: (b) \times n

*5: (b) \times (RW0)

*6: (c) \times (RW0)

*7: (c) \times n

*8: (c) \times (RW0)

Table 26 Multiple Data Transfer Instructions [18 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOV M @A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte ((A)) ← ((RLi))	—	—	—	—	—	—	—	—	—	—
MOV M @A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte ((A)) ← (eam)	—	—	—	—	—	—	—	—	—	—
MOV M addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) ← ((RLi))	—	—	—	—	—	—	—	—	—	—
MOV M addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) ← (eam)	—	—	—	—	—	—	—	—	—	—
MOV MW @A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word ((A)) ← ((RLi))	—	—	—	—	—	—	—	—	—	—
MOV MW @A, eam, #imm8	3+	*2	*4	Multiple data trasfer word ((A)) ← (eam)	—	—	—	—	—	—	—	—	—	—
MOV MW addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) ← ((RLi))	—	—	—	—	—	—	—	—	—	—
MOV MW addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) ← (eam)	—	—	—	—	—	—	—	—	—	—
MOV M @RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) ← ((A))	—	—	—	—	—	—	—	—	—	—
MOV M eam, @A, #imm8	3+	*2	*3	Multiple data transfer byte (eam) ← ((A))	—	—	—	—	—	—	—	—	—	—
MOV M @RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) ← (addr16)	—	—	—	—	—	—	—	—	—	—
MOV M eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) ← (addr16)	—	—	—	—	—	—	—	—	—	—
MOV MW @RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) ← ((A))	—	—	—	—	—	—	—	—	—	—
MOV MW eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) ← ((A))	—	—	—	—	—	—	—	—	—	—
MOV MW @RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) ← (addr16)	—	—	—	—	—	—	—	—	—	—
MOV MW eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word (eam) ← (addr16)	—	—	—	—	—	—	—	—	—	—
MOV M bnk : addr16, *5 bnk : addr16, #imm8	7	*1	*3	Multiple data transfer byte (bnk:addr16) ← (bnk:addr16)	—	—	—	—	—	—	—	—	—	—
MOV MW bnk : addr16, *5 bnk : addr16, #imm8	7	*1	*4	Multiple data transfer word (bnk:addr16) ← (bnk:addr16)	—	—	—	—	—	—	—	—	—	—

*1: 5 + imm8 × 5, 256 times when imm8 is zero.

*2: 5 + imm8 × 5 + (a), 256 times when imm8 is zero.

*3: Number of transfers × (b) × 2

*4: Number of transfers × (c) × 2

*5: The bank register specified by "bnk" is the same as for the MOVS instruction.


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F243PFV-G-BND MB90F243PFV-ES-BND	80-pin Plastic LQFP (FPT-80P-M05)	
MB90F243PFT-G-BND MB90F243PFT-ES-BND	80-pin Plastic TQFP (FPT-80P-M15)	

MB90F243

■ PACKAGE DIMENSIONS


80-pin Plastic LQFP
(FPT-80P-M05)



© 1995 FUJITSU LIMITED F80008S-2C-5

Dimensions in mm (inches)

80-pin Plastic TQFP
(FPT-80P-M15)



© 1997 FUJITSU LIMITED F80028S-1C-1

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-edc.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.