

**PRODUCT**

**LOW SKEW CMOS PLL CLOCK DRIVER**  
**3-State 70 and 100 MHz Versions**

**DESCRIPTION**

The TS88915T Clock Driver utilizes a phased-locked loop (PLL) technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide clock distribution for high performance microprocessors such as TS68040, TSPC603E, TSPC603P, TSPC603R, PCI bridge, RAM's, MMU's...


**MAIN FEATURES**

- **Vcc = 5V ± 5 %**
- **MILITARY TEMPERATURE RANGE**
- **TS68040 FULL COMPATIBLE**
- **FIVE LOW SKEW OUTPUTS**  
Five Outputs (Q0-Q4) with Output-to-Output skew < 500 ps each being phase end frequency locked to the SYNC input.
- **ADDITIONAL OUTPUTS**  
Three additional outputs are available :
  - The 2X\_Q output runs twice the system "Q" frequency.
  - The Q/2 output runs at 1/2 the system "Q" frequency.
  - The Q5 output is inverted (180° phase shift).
- **TWO SELECTABLE CLOCK INPUTS**
  - Two selectable CLOCK inputs are available for test or redundancy purposes.
  - Test Mode pin (PLL\_EN) provided for low frequency testing.
  - All outputs can go into high impedance (3-state) for board test purpose.
- **INPUT FREQUENCY RANGE FROM 5MHz to 2X\_Q FMAX**
- **THREE INPUT/OUTPUT RATIOS**  
Input/Output phase-locked frequency ratios of 1:2, 1:1 and 2:1 are available.
- **LOW PART-TO-PART SKEW**  
The phase variation from part-to-part between the SYNC and FEEDBACK inputs is less than 550 ps (derived from the t<sub>PD</sub> specification, which defines the part-to-part skew).
- **CMOS AND TTL COMPATIBLE**
  - All outputs can drive either CMOS or TTL inputs.
  - All inputs are TTL-level compatible.
- **LOCK Indicator (LOCK) indicated a phase-locked state.**


**SCREENING / QUALITY**

This product is manufactured :

- based upon the generic flow of MIL-STD-883.
- or according to TCS standard.



**R Suffix  
PGA 29**  
Ceramic Pin grid array



**W suffix  
LDCC 28**  
Leaded Ceramic Chip Carrier

**SUMMARY**

<b>A. GENERAL DESCRIPTION</b> .....	<b>3</b>	<b>4. ELECTRICAL CHARACTERISTICS</b> .....	<b>7</b>
1. INTRODUCTION .....	3	4.1. General requirements .....	7
2. PIN ASSIGNMENTS .....	4	4.2. Static characteristics .....	7
2.1. 29-Lead Pin Grid Array (PGA) .....	4	4.2.1. DC electrical characteristics .....	7
2.2. 28-Lead Ceramic Leaded Chip Carrier (LDCC) .....	4	4.2.2. Capacitance and power specifications .....	8
3. SIGNAL DESCRIPTION .....	5	4.3. Dynamic characteristics .....	8
<b>B. DETAILED SPECIFICATIONS</b> .....	<b>6</b>	4.3.1. Frequency applications .....	8
1. SCOPE .....	6	4.3.2. SYNC input timing requirements .....	8
2. APPLICABLE DOCUMENTS .....	6	4.3.3. AC characteristics .....	8
3. REQUIREMENTS .....	6	<b>5. APPLICATION INFORMATION</b> .....	<b>11</b>
3.1. General .....	6	5.1. General AC specification notes .....	11
3.2. Design and construction .....	6	5.2. Timing notes .....	14
3.2.1. Terminal connections .....	6	5.3. Notes concerning loop filter and board layout issues .....	15
3.2.2. Lead material and finish .....	6	5.4. TS88915T system level testing functionality .....	17
3.2.3. Package .....	6	<b>6. PREPARATION FOR DELIVERY</b> .....	<b>17</b>
3.3. Electrical characteristics .....	6	6.1. Packaging .....	17
3.4. Mechanical and environment .....	7	6.2. Certificate of compliance .....	17
3.5. Marking .....	7	<b>7. HANDLING</b> .....	<b>17</b>
		<b>8. PACKAGE MECHANICAL DATA</b> .....	<b>18</b>
		<b>9. ORDERING INFORMATION</b> .....	<b>19</b>

## A. GENERAL DESCRIPTION

### 1. INTRODUCTION

The TS88915T is a CMOS PLL Clock Driver using phase-locked loop (PLL) technology. The PLL allows the high current, low skew outputs to lock onto a single input and distribute it with essentially zero delay to multiple components on a board. The PLL also allows the TS88915T to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency. Multiple 88915's can lock onto a single reference clock, which is ideal for applications when a central system clock must be distributed synchronously to multiple boards (see Figure 12).

Figure 1 shows TS88915T block diagram.




Figure 1 : TS88915T Block Diagram  
(All versions)

2. PIN ASSIGNMENTS

2.1. 29-Lead Pin Grid Array (PGA)




Figure 2 : 29-Lead PGA (Bottom View)

2.2. 28-Lead Ceramic Leaded Chip Carrier (LDCC)




Figure 3 : 28-Lead LDCC (Top View)

## 3. SIGNAL DESCRIPTION

Pin Name	Num	I/O	Signal function
SYNC[0]	1	Input	Reference clock input
SYNC[1]	1	Input	Reference clock input
REF_SEL	1	Input	Chooses reference between SYNC[0] and SYNC[1]
FREQ_SEL	1	Input	Doubles VCO internal frequency
FEEDBACK	1	Input	Feedback input to phase detector
RC1	1	Input	Input for external RC network
Q(0-4)	5	Output	Clock output (locked to SYNC)
$\overline{Q}5$	1	Output	Inverse of clock output
2x_Q	1	Output	2 x clock output (Q) frequency (synchronous)
Q/2	1	Output	Clock output (Q) frequency $\div$ 2 (synchronous)
LOCK	1	Output	Indicates phase lock has been achieved (high when locked)
$\overline{OE}/RST$	1	Input	Output Enable / Asynchronous reset (active low)
PLL_EN	1	Input	Disables phase-lock for low frequency testing
VCC, GND	11	Power	Power and Ground pins Pins 8 and 10 are "analog" supply pins for internal PLL only

Table 1 : Signal index

## B. DETAILED SPECIFICATIONS

### 1. SCOPE

This drawing describes the specific requirements for the clock driver TS88915T, in compliance with MIL-STD-883 class B or TCS standard screening.

### 2. APPLICABLE DOCUMENTS

- 1) MIL-STD-883 : Test methods and procedures for electronics.
- 2) MIL-PRF-38535 appendix A : General specifications for microcircuits.

### 3. REQUIREMENTS

#### 3.1. General

The microcircuits are in accordance with the applicable documents and as specified herein.

#### 3.2. Design and construction

##### 3.2.1. Terminal connections

Depending on the package, the terminal connections shall be as shown in Figure 2 and Figure 3 (§ A. GENERAL DESCRIPTION).

##### 3.2.2. Lead material and finish

Lead material and finish shall be as specified in MIL-STD-1835 (see § 8).

##### 3.2.3. Package

The macrocircuits are packaged in hermetically sealed ceramic packages which are conform to case outlines of MIL-STD-1835, but see § 8

The precise case outlines are described at the end of the specification (§ 8) and into MIL-STD-1835.

#### 3.3. Absolute maximum ratings

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Parameter	Symbol	Min	Max	Unit	
Supply voltage	$V_{CC}$	-0.5	6.0	V	
Input voltage	$V_{in}$	-0.5	$V_{CC} + 0.5$	V	
Storage temperature range	$T_{stg}$	-65	+150	°C	
Power dissipation PGA Package LDCC package	$P_D$		500	mW	
Thermal resistance Junction–Case					
	PGA29	$\Theta_{JC}$	–	7	°C/W
	LDCC28		–	7	

**Note :** Functional operating conditions are given in AC and DC electrical specifications. Stresses beyond the absolute maximums listed may affect device reliability or cause permanent damage to the device.

**Caution :** input voltage must not be greater than the supply voltage by more than 2.5 V at all times including during power-on reset.

Table 2 : Absolute maximum rating for the TS88915T

### 3.4. Mechanical and environment

The microcircuits shall meet all environmental requirements of either MIL-STD-883 for class B devices or for TCS standard screening.

### 3.5. Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum :

- Thomson logo
- Manufacturer's part number
- Class B identification
- Date-code of inspection lot
- ESD identifier if available
- Country of manufacturing

## 4. ELECTRICAL CHARACTERISTICS

### 4.1. General requirements

All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurement conditions are given below:

- Table Static Electrical Characteristics for the electrical variants
- Table Dynamic Electrical Characteristics for TS88915T (70MHz and 100MHz versions)

### 4.2. Static characteristics

#### 4.2.1. DC electrical characteristics

(Voltages Referenced to GND)  $T_c = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for 70 MHz and 100 MHz version ;  $V_{CC} = 5.0\text{ V} \pm 5\%$

Symbol	Parameter	Test Conditions	Limits	Unit
$V_{IH}$	Minimum High-Level Input Voltage	$V_{out} = 0.1\text{ V}$ or $V_{CC} - 0.1\text{ V}$	2.0	V
$V_{IL}$	Maximum Low-Level Input Voltage	$V_{out} = 0.1\text{ V}$ or $V_{CC} - 0.1\text{ V}$	0.8	V
$V_{OH}$	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ or $V_{IL}$ , $I_{OH} = -36\text{ mA}$ <sup>1</sup> , $V_{CCmin}$ $V_{CCmax}$	4.01 4.51	V
$V_{OL}$	Maximum Low-Level Output Voltage	$V_{in} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 36\text{ mA}$ <sup>1</sup> $V_{in} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 15\text{ mA}$ <sup>6</sup>	0.44 <sup>4</sup> 0.50 <sup>5</sup> 0.20	V
$I_{in}$	Maximum Input Leakage Current	$V_I = V_{CC}$ or GND, $V_{CCmax}$	$\pm 1.0$	$\mu\text{A}$
$I_{CCT}$	Maximum $I_{CC}$ /Input	$V_I = V_{CC} - 2.1\text{ V}$ , $V_{CCmax}$	2.0 <sup>2</sup>	mA
$I_{CC}$	Maximum Quiescent Supply Current (per package)	$V_I = V_{CC}$ or GND, $V_{CCmax}$	1.0	mA
$I_{OZ}$	Maximum 3-State Leakage Current	$V_I = V_{IH}$ or $V_{IL}$ , $V_O = V_{CC}$ or GND, $V_{CCmax}$	$\pm 50$	$\mu\text{A}$

Note 1 :  $I_{OL}$  and  $I_{OH}$  are 12 mA and -12 mA respectively for the LOCK output.

Note 2 : The PLL\_EN input pin is not guaranteed to meet this specification.

Note 3 : Maximum test duration is 2.0 ms, one output loaded at a time.

Note 4 : Specification value for static tests at 25°C and at minimum rated operating temperature.

Note 5 : Specification value for static tests at maximum rated operating temperature.

Note 6 : Specifications values which can be used for compability with the Power PC.

4.2.2. Capacitance and power specifications

Symbol	Parameter	Typical values	Unit	Conditions
C <sub>IN</sub>	Input Capacitance	10	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	40	pF	V <sub>CC</sub> = 5.0 V
PD <sub>1</sub>	Power Dissipation @ 50 MHz with 50Ω Thevenin Termination	23mW/Output 184mW/Device	mW	V <sub>CC</sub> = 5.0 V T = 25°C
PD <sub>2</sub>	Power Dissipation @ 50 MHz with 50Ω Parallel Termination to GND	57mW/Output 456mW/Device	mW	V <sub>CC</sub> = 5.0 V T = 25°C

Note : PD<sub>1</sub> and PD<sub>2</sub> mW/Output are for a 'Q' output.

4.3. Dynamic characteristics (T<sub>c</sub>=-55° C to +125° C, V<sub>CC</sub> = 5.0 V ± 5%)

4.3.1. Frequency specifications

Symbol	Parameter	Guaranteed Minimum		Unit
		88915T-70	88915T-100	
f <sub>max</sub> <sup>1</sup>	Maximum Operating Frequency (2X_Q Output)	70	100	MHz
	Maximum Operating Frequency (Q0-Q4, Q5 Outputs)	35	50	MHz

Note 1 : Maximum Operating Frequency is guaranteed with the part in a phase-locked condition, and all outputs loaded with 50Ω terminated to V<sub>CC</sub>/2.

4.3.2. SYNC input timing requirements

Symbol	Parameter	Minimum		Maximum	Unit
		88915T-70	88915T-100		
t <sub>RISE/FALL</sub> , SYNC Inputs	Rise/Fall Time, SYNC Inputs From 0.8 to 2.0 V	-	-	3.0	ns
t <sub>CYCLE</sub> , SYNC Inputs	Input Clock Period, SYNC Inputs	28.5 <sup>1</sup>	20.0 <sup>1</sup>	200 <sup>2</sup>	ns
Duty Cycle SYNC Inputs	Input Duty Cycle, SYNC Inputs	50 % ± 25 %			

Note 1 : These t<sub>CYCLE</sub> minimum values are valid when 'Q' output is fed back and connected to the FEEDBACK pin.

Note 2 : Information in Table 1 and in Note 3 of the AC specification notes describe this specification and its limits depending on what output is fed back, and if FREQ\_SEL is high or low.



4.3.3. AC characteristics ( $T_c = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ , Load =  $50\Omega$  terminated to  $V_{CC}/2$ )

Symbol	Parameter	Min	Max	Unit	Conditions	
$t_{RISE/FALL}$ Outputs	Rise/Fall Time, All Outputs (Between $0.2V_{CC}$ and $0.8V_{CC}$ )	1.0	2.5	ns	into a $50\Omega$ Load Terminated to $V_{CC}/2$	
$t_{RISE/FALL}^{(1)}$ 2X_Q Output	Rise/Fall Time into a 20 PF Load, with Termination specified in Note 2	0.5	1.6	ns	$t_{RISE}: 0.8\text{V} - 2.0\text{V}$ $t_{FALL}: 2.0\text{V} - 0.8\text{V}$	
$t_{PULSE\ WIDTH}^{(1)}$ (Q0-Q4, Q5, Q/2)	Output Pulse Width: Q0, Q1, Q2, Q3, Q4, Q5, Q/2 @ $V_{CC}/2$	$0.5t_{CYCLE} - 0.5^2$	$0.5t_{CYCLE} + 0.5^2$	ns	into a $50\Omega$ Load Terminated to $V_{CC}/2$	
$t_{PULSE\ WIDTH}^{(1)}$ (2X_Q Output)	Output Pulse Width: 40 MHz 50 MHz 66 MHz 100 MHz 2X_Q @ 1.5V	$0.5t_{CYCLE} - 1.5^2$ $0.5t_{CYCLE} - 1.0$ $0.5t_{CYCLE} - 0.5$ $0.5t_{CYCLE} - 0.5$	$0.5t_{CYCLE} + 1.5^2$ $0.5t_{CYCLE} + 1.0$ $0.5t_{CYCLE} + 0.5$ $0.5t_{CYCLE} + 0.5$	ns	Must use termination specified in Note 2	
$t_{PULSE\ WIDTH}^{(1)}$ (2X_Q Output)	Output Pulse Width: 40-49 MHz 50-65 MHz 66-100 MHz 2X_Q @ $V_{CC}/2$	$0.5t_{CYCLE} - 1.5^2$ $0.5t_{CYCLE} - 1.0$ $0.5t_{CYCLE} - 0.5$	$0.5t_{CYCLE} + 1.5^2$ $0.5t_{CYCLE} + 1.0$ $0.5t_{CYCLE} + 0.5$	ns	into a $50\Omega$ Load Terminated to $V_{CC}/2$	
$t_{PD}^{(1,3)}$ SYNC Feedback	SYNC Input to Feedback Delay (Measured at SYNC0 or 1 and FEEDBACK input pins)	(With $1M\Omega$ from RC1 to An $V_{CC}$ )		ns	See Note 4 and Figure 6 for detailed explanation	
		70 MHz	-1.05			-0.40
		100 MHz	-1.05			-0.30
		(With $1M\Omega$ from RC1 to An GND)				
		+1.25	+3.25			
$t_{SKEW_r}^{(1,4)}$ (Rising) See Note 5	Output-to-Output Skew between Outputs Q0-Q4, Q/2 (Rising edges only)	-	500	ps	All Outputs into a matched $50\Omega$ load Terminated to $V_{CC}/2$	
$t_{SKEW_f}^{(1,4)}$ (Falling)	Output-to-Output Skew between Outputs Q0-Q4 (Falling edges only)	-	750	ps	All Outputs into a matched $50\Omega$ load Terminated to $V_{CC}/2$	
$t_{SKEW_{wall}}^{(1,4)}$ (Falling)	Output-to-Output Skew 2X_Q, Q/2, Q0-Q4 Rising, Q5 Falling	-	750	ps	All Outputs into a matched $50\Omega$ load Terminated to $V_{CC}/2$	
$t_{LOCK}^{(5)}$	Time required to acquire Phase-Lock from time SYNC inputs signal is received	1.0	10	ms	Also time to lock indicator High	
$t_{PZL}$	Output Enable Time $\overline{OE}/\overline{RST}$ to 2X_Q, Q0-Q4, Q5 and Q/2	3.0	14	ns	Measured with the PLL_EN pin Low	
$t_{PHZ}, t_{PLZ}$	Output Disable Time $\overline{OE}/\overline{RST}$ to 2X_Q, Q0-Q4, Q5 and Q/2	3.0	14	ns	Measured with the PLL_EN pin Low	

Note 1 : These specification are not tested, they are guaranteed by statistical characterization. See General AC specification Note 1

Note 2 :  $t_{CYCLE}$  in this specification is 1/Frequency at which the particular output is running.

Note 3 : The  $T_{PD}$  specification's min/max values may shift closer to zero of a larger pull up resistor is used.

Note 4 : Under equally loaded conditions and at a fixed temperature and voltage.

Note 5 : With VCC fully powered-on, and an output properly connected to the FEEDBACK pin. tLOCK maximum is with C1 = 0.1 μF, tLOCK minimum is with C1 = 0.01 μF.




Figure 4 : Output/Input switching waveforms and timing diagrams  
(These waveforms represent the hook-up configuration of Figure 8)

5. APPLICATION INFORMATION

5.1. General AC specification notes

1. Several specifications can only be measured when the TS88915T is in phase-locked operation. TS88915T units were fabricated with key transistor properties intentionally varied to create a 14 cell designed experimental matrix.
2. These two specs ( $t_{RISE/FALL}$  and  $t_{PULSE WIDTH 2X\_Q}$  output) guarantee that the TS88915T meets the 33MHz TS68040 P-Clock input specification (at 66MHz). For these two specs to be guaranteed by TCS, the termination scheme shown below in Figure 5 must be used.





Figure 5 : TS68040 P-Clock input termination scheme

3. To meet the 25 MHz TS68040 P-clock input specification (2 x Q tpulse width at 50 Mhz) FREQ\_SEL must be low. This configuration improve the accuracy of the 88915T duty cycle.
4. The wiring diagrams and explanations in Figure 8, 9 and 10 demonstrate the input and output frequency relationships for three possible feedback configurations. The allowable SYNC input range for each case is also indicated. There are two allowable SYNC frequency ranges, depending whether FREQ\_SEL is high or low. Although not shown, it is possible to feed back the  $\overline{Q5}$  output, thus creating a 180° phase shift between the SYNC input and the "Q" outputs. Table 3 below summarizes the allowable SYNC frequency range for each possible configuration.

FREQ_SEL Level	FEEDBACK Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding VCO Frequency Range	Phase Relationships of the "Q" Outputs to Rising SYNC Edge
HIGH	Q/2	5 to (2X_Q FMAX Spec)/4	20 to (2X_Q FMAX Spec)	0°
HIGH	any "Q" (Q0-Q4)	10 to (2X_Q FMAX Spec)/2	20 to (2X_Q FMAX Spec)	0°
HIGH	$\overline{Q5}$	10 to (2X_Q FMAX Spec)/2	20 to (2X_Q FMAX Spec)	180°
HIGH	2X_Q	20 to (2X_Q FMAX Spec)	20 to (2X_Q FMAX Spec)	0°
LOW	Q/2	2.5 to (2X_Q FMAX Spec)/8	20 to (2X_Q FMAX Spec)	0°
LOW	any "Q" (Q0-Q4)	5 to (2X_Q FMAX Spec)/4	20 to (2X_Q FMAX Spec)	0°
LOW	$\overline{Q5}$	5 to (2X_Q FMAX Spec)/4	20 to (2X_Q FMAX Spec)	180°
LOW	2X_Q	10 to (2X_Q FMAX Spec)/2	20 to (2X_Q FMAX Spec)	0°

Table 3 : Allowable SYNC input frequency range for different feedback configurations

5. A 1 MΩ resistor tied to either Analog V<sub>CC</sub> or Analog GND as shown in Figure 5 is required to ensure no jitter is present on the TS88915T outputs. This technique causes a phase offset between the SYNC input and the output connected to the FEEDBACK input, measured at the input pins. The T<sub>PD</sub> spec describes how this offset varies with process, temperature and voltage. The specs were arrived at by measuring the phase relationship for the 14 lots described in Note 1 while the part was in phase-locked operation. The actual measurements were made with 10MHz SYNC input (1.0ns edge rate from 0.8V – 2.0V) with the Q/2 output fed back. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with 100Ω to V<sub>CC</sub> and 100Ω to GND.



With the 1MΩ resistor tied in this fashion, the t<sub>PD</sub> specification measured at the input pins is:

$$t_{PD} = 2.25ns \pm 1.0ns$$

With the 1MΩ resistor tied in this fashion, the t<sub>PD</sub> specification measured at the input pins is:

$$t_{PD} = -0.775ns \pm 0.275ns$$





Figure 6 : Depiction of the fixed SYNC to Feedback offset (t<sub>PD</sub>) which is present when a 1MΩ resistor is tied to V<sub>CC</sub> or GND

6. The t<sub>SKEW<sub>r</sub></sub> specification guarantees that the rising edges of outputs Q/2, Q0, Q1, Q2, Q3 and Q4 will always fall within a 500ps window within one part. However, if the relative position of each output within this window is not specified, the 500ps window must be added to each side of the t<sub>PD</sub> specification limits to calculate the total part-to-part skew. For this reason the absolute distribution of these outputs are provided in Table 4. When taking the skew data, Q0 was used as a reference, so all measurements are relative to this output. The information in Table 4 is derived from measurements taken from the 14 process lots described in Note 1, over the temperature and voltage range.

Output	- (ps)	+ (ps)
Q0	0	0
Q1	-72	40
Q2	-44	275
Q3	-40	255
Q4	-274	-34
Q/2	-16	250
2X_Q	-633	-35

Table 4 : Relative position of outputs Q/2, Q0–Q4, 2X\_Q, within the 500ps t<sub>SKEW<sub>r</sub></sub> spec window


**7. Calculation of Total Output-to-Output skew between multiple parts (Part-to-Part Skew)**

By combining the  $t_{PD}$  specification and the information in Note 5, the worst case Output-to-Output skew between multiple TS88915's connected in parallel can be calculated. This calculation assumes that all parts have a common SYNC input clock with equal delay that input signal to each part. This skew value is valid at the TS88915 output pins only (equally loaded), it does not include PCB trace delays due to varying loads.


With a 1 MΩ resistor tied to analog VCC as shown in Note 4, the  $t_{PD}$  spec. limits between SYNC and the Q/2 output (connected to the FEEDBACK pin) are -1.05ns and -0.5ns. To calculate the skew of any given output between two or more parts, the absolute value of the distribution of that output given in Table 4 must be subtracted and added to the lower and upper  $t_{PD}$  spec limits respectively. For output Q2,  $[276 - (-44)] = 320ps$  is the absolute value of the distribution. Therefore  $[-1.05 - 0.32] = -1.37ns$  is the lower  $t_{PD}$  limit, and  $[-0.5 + 0.32] = -0.18ns$  is the upper limit. Therefore the worst case skew of output Q2 between any number of part is  $[(-1.37) - (-0.18)] = 1.19ns$ . Q2 has the worst case skew distribution of any output, so 1.2ns is the absolute worst case Output-to-Output skew between multiple parts.

8. Note 4 explains that the  $t_{PD}$  specification was measured and is guaranteed for the configuration of the Q/2 output connected to the FEEDBACK pin and the SYNC input running at 10MHz. The fixed offset ( $t_{PD}$ ) as described above has some dependence on the input frequency and what frequency the VCO is running. The graphs of Figure 6 demonstrate this dependence.


The data presented in Figure 6 is from devices representing process extremes, and the measurements were also taken at the voltage extremes ( $V_{CC} = 5.25V$  and  $4.75V$ ). Therefore the data in Figure 6 is a realistic representation of the variation of  $t_{PD}$ .




**$t_{PD}$  versus Frequency for Q/2 output fed back, including process and voltage variation @ 25°C (with 1MΩ resistor tied to analog VCC)**



**$t_{PD}$  versus Frequency for Q4 output fed back, including process and voltage variation @ 25°C (with 1MΩ resistor tied to analog VCC)**



**$t_{PD}$  versus Frequency for Q/2 output fed back, including process and voltage variation @ 25°C (with 1MΩ resistor tied to analog GND)**




**$t_{PD}$  versus Frequency for Q4 output fed back, including process and voltage variation @ 25°C (with 1MΩ resistor tied to analog GND)**

Figure 7 :

9. The Lock indicator pin (LOCK) will reliably indicate a phase-locked condition at SYNC input frequencies down to 10MHz. At frequencies below 10MHz, the frequency of correction pulses going into the phase detector from the SYNC and FEEDBACK pins may not be sufficient to allow the lock indicator circuitry to accurately predict a phase-locked condition. The TS88915T is guaranteed to provide stable phase-locked operation down to the appropriate minimum input frequency given in Table 3, even though the LOCK pin may be low at frequencies below 10MHz.

5.2. Timing notes

1. The TS88915T aligns rising edges of the FEEDBACK input and the SYNC input, therefore the SYNC input does not require a 50% duty cycle.
2. All skew specs are measured between VCC/2 crossing point of the appropriate output edges. All skews are specified as 'windows', not as a ± deviation around a center point.
3. If a "Q" output is connected to the FEEDBACK input (this situation is not shown), the "Q" output frequency would match the SYNC input frequency, the 2X\_Q output would run twice the SYNC frequency, and the Q/2 output would run at half the SYNC frequency.  
See Figures 7, 8 and 9 below.



1:2 Input to "Q" Output Frequency Relationship


In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The "Q" outputs (Q0-Q4, Q5) will always run at 2X the Q/2 frequency, and the 2X\_Q output will run at 4X the Q/2 frequency.

Allowable Input Frequency Range:

- 5 MHz to (2X\_Q FMAX Spec)/4 (for FREQ\_SEL HIGH)
- 2.5 MHz to (2X\_Q FMAX Spec)/8 (for FREQ\_SEL LOW)

Note: If the OE/RST input is active, a pull-up or pull-down resistor isn't necessary at the FEEDBACK pin so it won't when the fed back output goes into 3-state.

Figure 8 : Wiring diagram and frequency relationship with Q/2 output fed back



1:1 Input to "Q" Output Frequency Relationship

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the "Q" frequency, and the 2X\_Q output will run 2X the "Q" frequency.

Allowable Input Frequency Range:

- 10 MHz to (2X\_Q FMAX Spec)/2 (for FREQ\_SEL HIGH)
- 5 MHz to (2X\_Q FMAX Spec)/4 (for FREQ\_SEL LOW)

Figure 9 : Wiring diagram and frequency relationship with Q4 output fed back




Figure 10 : Wiring diagram and frequency relationship with 2X\_Q output fed back

### 2:1 Input to "Q" Output Frequency Relationship

In this application, the 2X\_Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2X\_Q and SYNC, thus the 2X\_Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the "Q" frequency, and the "Q" outputs will run at 1/2 the 2X\_Q frequency.

### Allowable Input Frequency Range:

20MHz to (2X\_Q FMAX Spec) (for FREQ\_SEL HIGH)  
10MHz to (2X\_Q FMAX Spec)/2 (for FREQ\_SEL LOW)

### 5.3. Notes concerning Loop Filter and Board Layout issues

1. Figure 10 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
  - 1a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
  - 1b. The 47Ω resistors, the 10μF low frequency bypass capacitor, and the 0.1μF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915T's sensitivity to voltage transients from the system digital V<sub>CC</sub> supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital V<sub>CC</sub> supply will cause no more than 100ps phase deviation on the 88915T outputs. a 250mV step deviation on V<sub>CC</sub> using the recommended filter values should cause no more than a 250ps phase deviation; if a 25μF bypass capacitor is used (instead of 1μF) a 250mV V<sub>CC</sub> step should cause no more than a 100ps phase deviation.  
If good bypass techniques are used on a board design near components which may cause digital V<sub>CC</sub> and ground noise, the above described V<sub>CC</sub> step deviations should not occur at the 88915T's digital V<sub>CC</sub> supply. The purpose of the bypass filtering scheme shown in Figure 10 is to give the 88915T additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
  - 1c. There are no special requirements set forth for the loop filter resistors (1MΩ and 330Ω). The loop filter capacitor (0.1μF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
  - 1d. The 1MΩ reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input. This also prevents excessive jitter caused by inherent PLL dead-band. If the VCO (2X\_Q output) is running above 40MHz, the 1MΩ resistor provides the correct amount of current injection into the charge pump (2–3 μA). For the 70 and 100 MHz versions, if the VCO is running below 40MHz, a 1.5MΩ resistor should be used (instead of 1MΩ).
2. In addition to the bypass capacitors used in the analog filter of Figure 10, there should be a 0.1μF bypass capacitor between each of the other (digital) four V<sub>CC</sub> pins and the board ground plane. This will reduce output switching noise caused by the 88915T outputs, in addition to reducing potential for noise in the 'analog' section of the chip. These bypass capacitors should also be tied as close to the package as possible.




Figure 11 : Recommended loop filter and analog isolation scheme for the TS88915T




Figure 12 : Representation of a potential Multi-Processing application utilizing the TS88915T for frequency multiplication and low Board-to-Board skew



#### 5.4. TS88915T System level testing functionality

3-State functionality has been added to the TS88915T to ease system board testing. Bringing the  $\overline{OE/RST}$  pin low will put all outputs (except for LOCK) into a high impedance state. As long as the PLL\_EN pin is low, the Q0–Q4, Q5 and Q/2 outputs will remain in the low state after the  $\overline{OE/RST}$  until a falling SYNC edge is seen. The 2X\_Q output will be the inverse of the SYNC signal in this mode. If the 3-state functionality will be used, a pull-up or a pull-down resistor must be tied to the FEEDBACK input pin to prevent it from floating when the feedback output goes into high impedance.

With the PLL\_EN pin low the selected SYNC signal is gated directly into the signal clock distribution network, bypassing and disabling the VCO. In this mode the outputs are directly driven by the SYNC input (per the block diagram). This mode can also be used for low frequency board testing.

Note: If the outputs are put into 3-state during normal PLL operation, the loop will be broken and phase-lock will be lost. It will take a maximum of 10ms ( $t_{LOCK}$  spec) to regain phase-lock after the  $\overline{OE/RST}$  pin goes back high.

## 6. PREPARATION FOR DELIVERY

### 6.1. Packaging

Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.

### 6.2. Certificate of compliance

TCS offers a certificate of compliances with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 and guarantying the parameters not tested at temperature extremes for the entire temperature range.


## 7. HANDLING

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended :

- a) Devices should be handled on benches with conductive and grounded surfaces.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50 percent if practical.

8. PACKAGE MECHANICAL DATA


8.1. 29-pins PGA




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.594	0.606	15.087	15.392
C	-	0.107	-	2.72
D	0.17	0.19	4.32	4.83
E	0.045	0.055	1.143	1.397
F	0.045	0.055	1.143	1.397
G	0.100 BSC		2.54 BSC	
H	0.017	0.019	0.43	0.48

8.2. 28-pins LDCC

Note : This package is pin compatible with civil PLCC



9. ORDERING INFORMATION



(1) THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES

(2) For availability of the different versions, contact your TCS sales office

Information furnished is believed to be accurate and reliable. However THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES products are not authorized for use as critical components in life support devices or systems without express written approval from THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. © 1999 THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Printed in France - All rights reserved.

This product is manufactured by THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - 38521 SAINT-EGREVE - FRANCE.  
For further information please contact : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Route Départementale 128 - B.P. 46 - 91401 ORSAY Cedex - FRANCE - Phone +33 (0)1 69 33 00 00 - Fax +33 (0)1 69 33 03 21 - E-mail : lafrique@tcs.thomson.fr