

MOS INTEGRATED CIRCUIT μPD44644084, 44644094, 44644184, 44644364

72M-BIT DDR II SRAM 4-WORD BURST OPERATION

Description

The μ PD44644084 is a 8,388,608-word by 8-bit, the μ PD44644094 is a 8,388,608-word by 9-bit, the μ PD44644184 is a 4,194,304-word by 18-bit and the μ PD44644364 is a 2,097,152-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μ PD44644084, μ PD44644094, μ PD44644184 and μ PD44644364 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

Features

- $1.8 \pm 0.1 \text{ V}$ power supply
- 165-pin PLASTIC BGA (15 x 17)
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Common data input/output bus
- Four-tick burst for reduced address frequency
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 1,024 cycles after clock is resumed.
- User programmable impedance output
- Fast clock cycle time: 3.7 ns (270 MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz)
- · Simple control logic for easy depth expansion
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



Ordering Information

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44644084F5-E37-FQ1	3.7	270	8M x 8-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44644084F5-E40-FQ1	4.0	250				BGA (15 x 17)
μPD44644084F5-E50-FQ1	5.0	200				
μPD44644094F5-E37-FQ1	3.7	270	8M x 9-bit			
μPD44644094F5-E40-FQ1	4.0	250		_		
μPD44644094F5-E50-FQ1	5.0	200				
μPD44644184F5-E37-FQ1	3.7	270	4M x 18-bit			
μPD44644184F5-E40-FQ1	4.0	250				
μPD44644184F5-E50-FQ1	5.0	200				
μPD44644364F5-E37-FQ1	3.7	270	2M x 36-bit			
μPD44644364F5-E40-FQ1	4.0	250				
μPD44644364F5-E50-FQ1	5.0	200				
μPD44644084F5-E37-FQ1-A	3.7	270	8M x 8-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44644084F5-E40-FQ1-A	4.0	250				BGA (15 x 17)
μPD44644084F5-E50-FQ1-A	5.0	200				
μPD44644094F5-E37-FQ1-A	3.7	270	8M x 9-bit	=		Lead-free
μPD44644094F5-E40-FQ1-A	4.0	250				
μPD44644094F5-E50-FQ1-A	5.0	200				
μPD44644184F5-E37-FQ1-A	3.7	270	4M x 18-bit	=		
μPD44644184F5-E40-FQ1-A	4.0	250				
μPD44644184F5-E50-FQ1-A	5.0	200				
μPD44644364F5-E37-FQ1-A	3.7	270	2M x 36-bit			
μPD44644364F5-E40-FQ1-A	4.0	250				
μPD44644364F5-E50-FQ1-A	5.0	200				

Remark Products with -A at the end of the part number are lead-free products.



Pin Configurations

165-pin PLASTIC BGA (15 x 17) (Top View) [µPD44644084] 8M x 8-bit

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Α	Α	R, W#	NW1#	K#	NC	LD#	Α	Α	CQ
В	NC	NC	NC	Α	NC	K	NW0#	Α	NC	NC	DQ3
С	NC	NC	NC	Vss	Α	NC	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
E	NC	NC	DQ4	VDDQ	Vss	V ss	Vss	VDDQ	NC	NC	DQ2
F	NC	NC	NC	VDDQ	V DD	V ss	V DD	VDDQ	NC	NC	NC
G	NC	NC	DQ5	VDDQ	V _{DD}	V ss	V _{DD}	VDDQ	NC	NC	NC
н	DLL#	VREF	V DD Q	VDDQ	V DD	V ss	V DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	V DD	V ss	V DD	VDDQ	NC	DQ1	NC
ĸ	NC	NC	NC	VDDQ	V _{DD}	V ss	V _{DD}	VDDQ	NC	NC	NC
L	NC	DQ6	NC	VDDQ	V ss	V ss	Vss	VDDQ	NC	NC	DQ0
М	NC	NC	NC	Vss	Vss	V ss	Vss	Vss	NC	NC	NC
N	NC	NC	NC	Vss	A	A	A	V ss	NC	NC	NC
Р	NC	NC	DQ7	A	Α	С	A	A	NC	NC	NC
R	TDO	тск	A	A	A	C#	A	A	A	TMS	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ7 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load **TCK** : IEEE 1149.1 Clock input R, W# : Read Write input TDO : IEEE 1149.1 Test output NW0#, NW1# : Nibble Write data select V_{REF} : HSTL input reference input

K, K# : Input clock V_{DD} : Power Supply C, C# : Output clock $V_{DD}Q$: Power Supply Vss CQ, CQ# : Echo clock : Ground ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable

- 2. Refer to Package Drawing for the index mark.
- 3. 7A is expansion address for 144Mb.

165-pin PLASTIC BGA (15 x 17)

(Top View)

[*µ*PD44644094]

8M x 9-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Α	A	R, W#	NC	K#	NC	LD#	A	A	CQ
В	NC	NC	NC	Α	NC	К	BW0#	Α	NC	NC	DQ4
С	NC	NC	NC	Vss	Α	NC	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ5	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ3
F	NC	NC	NC	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	NC
G	NC	NC	DQ6	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	V DD	Vss	V DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	V DD	Vss	V DD	VDDQ	NC	DQ2	NC
κ	NC	NC	NC	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	NC
L	NC	DQ7	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ1
М	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
N	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ8	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ8 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load **TCK** : IEEE 1149.1 Clock input R, W# : Read Write input TDO : IEEE 1149.1 Test output BW0# : Byte Write data select V_{REF} : HSTL input reference input

K, K# : Input clock V_{DD} : Power Supply C, C# : Output clock $V_{DD}Q$: Power Supply CQ, CQ# Vss : Echo clock : Ground ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable

- 2. Refer to Package Drawing for the index mark.
- 3. 7A is expansion address for 144Mb.

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	A	A	R, W#	BW1#	K#	NC	LD#	A	A	CQ
В	NC	DQ9	NC	Α	NC	K	BW0#	Α	NC	NC	DQ8
С	NC	NC	NC	Vss	Α	Α0	A1	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	V ss	Vss	Vss	Vss	NC	NC	NC
E	NC	NC	DQ11	VDDQ	V ss	V ss	Vss	VDDQ	NC	NC	DQ6
F	NC	DQ12	NC	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	DQ5
G	NC	NC	DQ13	V _{DD} Q	V DD	Vss	V DD	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	V DD	V ss	V DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	V DD	Vss	V DD	VDDQ	NC	DQ4	NC
ĸ	NC	NC	DQ14	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	DQ3
L	NC	DQ15	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
М	NC	NC	NC	Vss	V ss	Vss	Vss	Vss	NC	DQ1	NC
N	NC	NC	DQ16	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

A0, A1, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ17 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load **TCK** : IEEE 1149.1 Clock input R, W# : Read Write input TDO : IEEE 1149.1 Test output BW0#, BW1# : Byte Write data select V_{REF} : HSTL input reference input

K, K# : Input clock V_{DD} : Power Supply C, C# : Output clock $V_{DD}Q$: Power Supply Vss CQ, CQ# : Echo clock : Ground ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable

- 2. Refer to Package Drawing for the index mark.
- 3. 7A is expansion address for 144Mb.

165-pin PLASTIC BGA (15 x 17) (Top View) [μPD44644364]

2M x 36-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	V ss	A	R, W#	BW2#	K#	BW1#	LD#	A	Α	CQ
В	NC	DQ27	DQ18	Α	BW3#	К	BW0#	Α	NC	NC	DQ8
С	NC	NC	DQ28	Vss	Α	Α0	A1	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Е	NC	NC	DQ20	VDDQ	Vss	Vss	Vss	VDDQ	NC	DQ15	DQ6
F	NC	DQ30	DQ21	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	DQ5
G	NC	DQ31	DQ22	VDDQ	V DD	Vss	V DD	VDDQ	NC	NC	DQ14
н	DLL#	VREF	VDDQ	VDDQ	V DD	Vss	V DD	V _{DD} Q	VDDQ	VREF	ZQ
J	NC	NC	DQ32	VDDQ	V DD	Vss	V DD	V _{DD} Q	NC	DQ13	DQ4
ĸ	NC	NC	DQ23	VDDQ	V DD	Vss	V DD	VDDQ	NC	DQ12	DQ3
L	NC	DQ33	DQ24	VDDQ	Vss	Vss	Vss	V _{DD} Q	NC	NC	DQ2
М	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
N	NC	DQ35	DQ25	Vss	Α	Α	Α	Vss	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

A0, A1, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ35 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load **TCK** : IEEE 1149.1 Clock input R, W# : Read Write input TDO : IEEE 1149.1 Test output BW0# to BW3# : Byte Write data select V_{REF} : HSTL input reference input

K, K# : Input clock V_{DD} : Power Supply C, C# : Output clock $V_{DD}Q$: Power Supply CQ, CQ# : Echo clock Vss : Ground ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable

- 2. Refer to Package Drawing for the index mark.
- 3. 2A is expansion address for 144Mb. 2A of this product can also be used as NC.



Pin Identification (1/2)

Symbol	Description
A0 A1 A	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of four words (two clock periods of bus activity). A0 and A1 are used as the lowest two address bits for BURST READ and BURST WRITE operations permitting a random burst start address on x18 and x36 devices. These inputs are ignored when device is deselected, i.e., NOP (LD# = HIGH), or once BURST operation is in progress.
DQ0 to DQxx	Synchronous Data IOs: Input data must meet setup and hold times around the rising edges of K and K#. Output data is synchronized to the respective C and C# data clocks or to K and K# if C and C# are tied to HIGH. x8 device uses DQ0 to DQ7. x9 device uses DQ0 to DQ8. x18 device uses DQ0 to DQ17. x36 device uses DQ0 to DQ35.
LD#	Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 4 data (two clock periods of bus activity).
R, W#	Synchronous Read/Write Input: When LD# is LOW, this input designates the access type (READ when R, W# is HIGH, WRITE when R, W# is LOW) for the loaded address. R, W# must meet the setup and hold times around the rising edge of K. If a synchronous load command (LD# = LOW) is input, inputs of R, W# and LD# on the subsequent rising edge of K are ignored.
BWx# NWx#	Synchronous Byte Writes (Nibble Writes on x8): When LOW these inputs cause their respective byte or nibble to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Configurations for signal to data relationships. x8 device uses NW0#, NW1#. x9 device uses BW0#. x18 device uses BW0#, BW1#. x36 device uses BW0# to BW3#. See Byte Write Operation for relation between BWx#, NWx# and Dxx.
K, K#	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
C, C#	Output Clock: This clock pair provides a user controlled means of tuning device output data. The rising edge of C# is used as the output timing reference for first and third output data. The rising edge of C is used as the output reference for second and fourth output data. Ideally, C# is 180 degrees out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed C and C# to HIGH. Operation cannot be guaranteed unless C and C# are fixed to HIGH (i.e. toggle of C and C#).


(2/2)

	Symbol	Description
	CQ, CQ#	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when DQ tristates. If C and C# are stopped (if K and K# are stopped in the single clock mode), CQ and CQ# will also stop.
<r></r>	ZQ	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. DQ, CQ and CQ# output impedance are set to 0.2 x RQ, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every 1,024 cycles upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence.
<r></r>	DLL#	DLL/PLL Disable: When debugging the system or board, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used, if DLL# = LOW. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must be HIGH and it can be connected to VDDQ through a 10 k Ω or less resistor.
	TMS TDI	IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not used in the circuit.
	TCK	IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to Vss if the JTAG function is not used in the circuit.
	TDO	IEEE 1149.1 Test Output: 1.8 V I/O level.
	VREF	HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers.
	VDD	Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC Characteristics for range.
	VDDQ	Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. 1.8 V is also permissible. See Recommended DC Operating Conditions and DC Characteristics for range.
	Vss	Power Supply: Ground
<r></r>	NC	No Connect: These signals are not connected internally.

8



Block Diagram



<R>> Power-On Sequence in DDR II SRAM

DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: Vss, Vdd, VddQ, VREF, then Vin. Vdd and VddQ can be applied simultaneously, as long as VddQ does not exceed Vdd by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, VREF, VddQ, Vdd, Vss. Vdd and VddQ can be removed simultaneously, as long as VddQ does not exceed Vdd by more than 0.5 V during power-down.

Power-On Sequence

Apply power and tie DLL# to HIGH.


- Apply VDD before VDDQ.
- Apply VDDQ before VREF or at the same time as VREF.

Provide stable clock for more than 1,024 cycles to lock the DLL/PLL.

DLL/PLL Constraints

The DLL/PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The DLL/PLL can cover 120 MHz as the lowest frequency. If the input clock is unstable and the DLL/PLL is enabled, then the DLL/PLL may lock onto an undesired clock frequency.

Power-On Waveforms





Burst Sequence

Linear Burst Sequence Table

[*µ*PD44644184, *µ*PD44644364]

	A1, A0	A1, A0	A1, A0	A1, A0
External Address	0, 0	0, 1	1, 0	1, 1
1st Internal Burst Address	0, 1	1, 0	1, 1	0, 0
2nd Internal Burst Address	1, 0	1, 1	0, 0	0, 1
3rd Internal Burst Address	1, 1	0, 0	0, 1	1, 0

Truth Table

Operation	LD#	R, W#	CLK	DQ
WRITE cycle	L	L	$L\toH$	Data in
Load address, input write data on two				Input data D(A1) D(A2) D(A3) D(A4)
consecutive K and K# rising edge				Input clock $K(t+1) \uparrow K\#(t+1) \uparrow K(t+2) \uparrow K\#(t+2)$
READ cycle	L	Н	$L\toH$	Data out
Load address, read data on two				Output data Q(A1) Q(A2) Q(A3) Q(A4)
consecutive C and C# rising edge				Output clock $C\#(t+1)$ \uparrow $C(t+2)$ \uparrow $C\#(t+2)$ \uparrow $C(t+3)$
NOP (No operation)	Н	×	$L \rightarrow H$	High-Z
Clock stop	×	×	Stopped	Previous state

Remarks 1. H: HIGH, L: LOW, \times : don't care, \uparrow : rising edge.

- 2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges except if C and C# are HIGH then Data outputs are delivered at K and K# rising edges.
- **3.** All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
- 4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- **6.** A1 refers to the address input during a WRITE or READ cycle. A2, A3 and A4 refer to the next internal burst address in accordance with the linear burst sequence.
- **7.** It is recommended that K = K# = C = C# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.

Byte Write Operation

[*µ*PD44644084]

Operation	K	K#	NW0#	NW1#
Write DQ0 to DQ7	$L \rightarrow H$	_	0	0
	_	$L \rightarrow H$	0	0
Write DQ0 to DQ3	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write DQ4 to DQ7	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	_	1	1
	_	$L \rightarrow H$	1	1

Remarks 1. H: HIGH, L: LOW, \rightarrow : rising edge.

<R>

2. Assumes a WRITE cycle was initiated. NW0# and NW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

[*µ*PD44644094]

Operation	K	K#	BW0#
Write DQ0 to DQ8	$L \rightarrow H$	-	0
	_	$L \rightarrow H$	0
Write nothing	$L \rightarrow H$	_	1
	_	$L \rightarrow H$	1

Remarks 1. H: HIGH, L: LOW, \rightarrow : rising edge.

<R>

2. Assumes a WRITE cycle was initiated. BW0# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

[*µ*PD44644184]

Operation	K	K#	BW0#	BW1#
Write DQ0 to DQ17	$L \rightarrow H$	-	0	0
	_	$L \rightarrow H$	0	0
Write DQ0 to DQ8	$L \rightarrow H$	-	0	1
	_	$L \rightarrow H$	0	1
Write DQ9 to DQ17	$L \rightarrow H$	-	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	_	1	1
	=	$L \rightarrow H$	1	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

<R>

2. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.



[µPD44644364]


Operation	K	K#	BW0#	BW1#	BW2#	BW3#
Write DQ0 to DQ35	$L\toH$	1	0	0	0	0
	ı	$L\toH$	0	0	0	0
Write DQ0 to DQ8	$L\toH$	ı	0	1	1	1
	1	$L\toH$	0	1	1	1
Write DQ9 to DQ17	$L\toH$	ı	1	0	1	1
	I	$L\toH$	1	0	1	1
Write DQ18 to DQ26	$L\toH$		1	1	0	1
	I	$L\toH$	1	1	0	1
Write DQ27 to DQ35	$L\toH$		1	1	1	0
	1	$L\toH$	1	1	1	0
Write nothing	$L\toH$	_	1	1	1	1
	_	$L\toH$	1	1	1	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

<R>

2. Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Bus Cycle State Diagram



Remarks 1. A0 and A1 are internally advanced in accordance with the burst order table. Bus cycle is terminated after burst count = 4.

- 2. State transitions: L = (LD# = LOW); L# = (LD# = HIGH); R = (R#, W = HIGH); W = (R#, W = LOW).
- 3. State machine control timing sequence is controlled by K.



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		-0.5		+2.5	V
Output supply voltage	VDDQ		-0.5		VDD	٧
Input voltage	VIN		-0.5		VDD + 0.5 (2.5 V MAX.)	V
Input / Output voltage	VI/O		-0.5		V _{DD} Q + 0.5 (2.5 V MAX.)	٧
Operating ambient temperature	TA		0		70	°C
Storage temperature	Tstg		-55		+125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (TA = 0 to 70°C)

· · · · · · · · · · · · · · · · · · ·	•						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		1.7		1.9	V	
Output supply voltage	VDDQ		1.4		VDD	V	1
Input HIGH voltage	VIH (DC)		VREF+0.1		VDDQ+0.3	V	1, 2
Input LOW voltage	VIL (DC)		-0.3		VREF-0.1	V	1, 2
Clock input voltage	Vin		-0.3		VDDQ+0.3	V	1, 2
Reference voltage	VREF		0.68		0.95	٧	

Notes 1. During normal operation, VDDQ must not exceed VDD.

2. Power-up: $V_{IH} \le V_{DD}Q + 0.3 \text{ V}$ and $V_{DD} \le 1.7 \text{ V}$ and $V_{DD}Q \le 1.4 \text{ V}$ for $t \le 200 \text{ ms}$

Recommended AC Operating Conditions (TA = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input HIGH voltage	VIH (AC)		VREF+0.2		-	V	1
Input LOW voltage	VIL (AC)		-		VREF-0.2	٧	1

Note 1. Overshoot: $V_{IH (AC)} \le V_{DD} + 0.7 \text{ V } (2.5 \text{ V MAX.}) \text{ for } t \le TKHKH/2$

Undershoot: $V_{IL}(AC) \ge -0.5 \text{ V for } t \le TKHKH/2$

<R>

Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).



<R> DC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V)

Parameter	Symbol		Test condition		MIN.	TYP.		MAX.		Unit	Note
							x8, x9	x18	x36		
Input leakage current	lμ				-2	_		+2		μА	
I/O leakage current	llo				-2	_		+2		μА	
Operating supply current	IDD	Note1	100% read cycles	-E37				T.B.D.		mA	
(Read cycle / Write cycle)			and	-E40				T.B.D.			
			100% write cycles	-E50				T.B.D.			
			50% read cycles	-E37				T.B.D.			
			and	-E40				T.B.D.			
			50% write cycles	-E50				T.B.D.			
Standby supply current	ISB1	Note1		-E37				T.B.D.		mA	
(NOP)				-E40				T.B.D.			
				-E50				T.B.D.			
Output HIGH voltage	VOH(Low)	Ioн ≤ 0.	.1 mA		VDDQ-0.2	_		VDDQ		٧	4, 5
	Vон	Note2			VDDQ/2-0.12	-	VD	DQ/2+0.	12	٧	4, 5
Output LOW voltage	VOL(Low)	IoL ≤ 0.1	IoL ≤ 0.1 mA			_		0.2		٧	4, 5
	Vol	Note3			VDDQ/2-0.12	-	VD	DQ/2+0.	12	٧	4, 5

Notes 1. $V_{IN} \le V_{IL}$ or $V_{IN} \ge V_{IH}$, $I_{I/O} = 0$ mA, Cycle = MAX.

- 2. Outputs are impedance-controlled. | IoH | = $(VDDQ/2)/(RQ/5) \pm 15$ % for values of 175 $\Omega \le RQ \le 350 \ \Omega$.
- 3. Outputs are impedance-controlled. IoL = $(VDDQ/2)/(RQ/5) \pm 15\%$ for values of 175 $\Omega \le RQ \le 350 \ \Omega$.
- 4. AC load current is higher than the shown DC values.
- 5. HSTL outputs meet JEDEC HSTL Class I and standards.

Capacitance (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance (Address, Control)	Cin	VIN = 0 V		4	5	pF
Input / Output capacitance	Cı/o	V1/0 = 0 V		6	7	pF
(DQ, CQ, CQ#)						
Clock Input capacitance	Cclk	Vclk = 0 V		5	6	pF

Remark These parameters are periodically sampled and not 100% tested.

Thermal Resistance

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Thermal resistance	heta j-a			T.B.D.		°C/W
(junction – ambient)						
Thermal resistance	heta j-c			T.B.D.		°C/W
(junction – case)						

Remark These parameters are simulated under the condition of air flow velocity = 1 m/s.


AC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 \pm 0.1 V)

AC Test Conditions (VDD = 1.8 \pm 0.1 V, VDDQ = 1.4 V to VDD)

Input waveform (Rise / Fall time ≤ 0.3 ns)




Output waveform



Output load condition

Figure 1. External load at test






Read and Write Cycle

Param	eter	Symbol	-E3	37	-E4	10	-E5	0	Unit	Note
			(270 N	ИHz)	(250 1	ИHz)	(200 N	/Hz)		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock										
Average Clock cycle tir	me (K, K#, C, C#)	TKHKH	3.7	8.4	4.0	8.4	5.0	8.4	ns	1
Clock phase jitter (K, K	#, C, C#)	TKC var	_	0.2	_	0.2	_	0.2	ns	2
Clock HIGH time (K, Ka	#, C, C#)	TKHKL	1.5	_	1.6	_	2.0	_	ns	
Clock LOW time (K, K#	[‡] , C, C#)	TKLKH	1.5	_	1.6	_	2.0	_	ns	
Clock HIGH to Clock#	HIGH	TKHK#H	1.7	_	1.8	_	2.2	_	ns	
$(K \to K\#,C \to C\#)$										
Clock# HIGH to Clock	HIGH	TK#HKH	1.7	-	1.8	-	2.2	-	ns	
$(K\#\toK,C\#\toC)$										
Clock to data clock	250 to 270 MHz	TKHCH	0	1.65	-	-	=	_	ns	
$(K \rightarrow C, K\# \rightarrow C\#)$	200 to 250 MHz		0	1.8	0	1.8	-	_		
	167 to 200 MHz		0	2.3	0	2.3	0	2.3		
	133 to 167 MHz		0	2.8	0	2.8	0	2.8		
	< 133 MHz		0	3.55	0	3.55	0	3.55		
DLL/PLL lock time (K,	C)	TKC lock	1,024	_	1,024	-	1,024	_	Cycle	3
K static to DLL/PLL res	et	TKC reset	30	-	30	_	30	_	ns	4
		_								
Output Times										
CQ HIGH to CQ# HIGH	$H(CQ \rightarrow CQ\#)$	TCQHCQ#H	1.5	_	1.65	_	2.15	_	ns	5
CQ# HIGH to CQ HIGH (CQ# → CQ)		TCQ#HCQH	1.5	_	1.65	_	2.15	_	ns	5
C, C# HIGH to output valid		TCHQV	_	0.45	_	0.45	_	0.45	ns	
C, C# HIGH to output h	nold	TCHQX	-0.45	-	-0.45	-	-0.45	-	ns	
C, C# HIGH to echo clo	ock valid	TCHCQV	_	0.45	_	0.45	_	0.45	ns	
C, C# HIGH to echo clo	ock hold	TCHCQX	-0.45	_	-0.45	_	-0.45	_	ns	
CQ, CQ# HIGH to outp	out valid	TCQHQV	_	0.3	_	0.3	_	0.35	ns	6
CQ, CQ# HIGH to outp	out hold	TCQHQX	-0.3	_	-0.3	_	-0.35	_	ns	6
C HIGH to output High-	-Z	TCHQZ	_	0.45	_	0.45	_	0.45	ns	
C HIGH to output Low-	Z	TCHQX1	-0.45	_	-0.45	_	-0.45	_	ns	
·					I					
Setup Times										
Address valid to K risin	a edae	TAVKH	0.5	_	0.5	_	0.6	_	ns	7
Synchronous load inpu	<u> </u>	TIVKH	0.5	_	0.5	_	0.6	_	ns	7
read write input (R, W#			0.0		0.0		0.0		110	, i
K rising edge	,									
Data inputs and write d	lata select	TDVKH	0.35	_	0.35	_	0.4	_	ns	7
inputs (BWx#, NWx#) \										
K, K# rising edge										
					I.				I	
Hold Times										
K rising edge to address hold		TKHAX	0.5	_	0.5	_	0.6	_	ns	7
K rising edge to		TKHIX	0.5	_	0.5	_	0.6	_	ns	7
synchronous load input (LD#),										
read write input (R, W#										
K, K# rising edge to da		TKHDX	0.35	_	0.35	_	0.4	_	ns	7
write data select inputs										
hold										
										-


<R> <R> <R>

- Notes 1. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed to 1.0 clock in this operation. The AC/DC characteristics cannot be guaranteed, however.
 - 2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
 - 3. VDD slew rate must be less than 0.1 V DC per 50 ns for DLL/PLL lock retention. DLL/PLL lock time begins once VDD and input clock are stable. It is recommended that the device is kept NOP (LD# = HIGH) during these cycles.
 - 4. K input is monitored for this operation. See below for the timing.



- <R> 5. Guaranteed by design.
 - **6.** Echo clock is very tightly controlled to data valid / data hold. By design, there is a \pm 0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
 - **7.** This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
 - **Remarks 1.** This parameter is sampled.
 - 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
 - 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
 - **4.** If C, C# are tied HIGH, K, K# become the references for C, C# timing parameters.
 - **5.** V_{DD}Q is 1.5 V DC.

<R>> Read and Write Timing




Remarks 1. Q01 refers to output from address A0.

Q02 refers to output from the next internal burst address following A0, etc.

- 2. Outputs are disabled (high impedance) 3.5 clocks after the last READ (LD# = LOW, R, W# = HIGH) is input in the sequences of [READ]-[NOP].
- **3.** The second NOP cycle at the cycle "7" is not necessary for correct device operation; however, at high clock frequencies it may be required to prevent bus contention.

Application Example



Remark AC specifications are defined at the condition of SRAM outputs, CQ, CQ# and DQ with termination.

JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Test Access Port (TAP) Pins

Pin name	Pin assignments	Description
TCK	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.


Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 \pm 0.1 V, unless otherwise noted)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
JTAG Input leakage current	lц	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DD}}$	-5.0	-	+5.0	μΑ
JTAG I/O leakage current	llo	$0 \text{ V} \leq V_{IN} \leq V_{DD}Q$,	-5.0	-	+5.0	μΑ
		Outputs disabled				
JTAG input HIGH voltage	VIH		1.3	-	VDD+0.3	V
JTAG input LOW voltage	VIL		-0.3	-	+0.5	V
JTAG output HIGH voltage	Voн1	Ιοнс = 100 μΑ	1.6	-	-	V
	VoH2	IOHT = 2 mA	1.4	-	-	V
JTAG output LOW voltage	Vol1	IoLc = 100 μA	-	_	0.2	V
	Vol2	IOLT = 2 mA	-	-	0.4	V

JTAG AC Test Conditions

Input waveform (Rise / Fall time ≤ 1 ns)




Output waveform



Output load

Figure 2. External load at test






JTAG AC Characteristics (T_A = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock						
Clock cycle time	tтнтн		50	-	-	ns
Clock frequency	f⊤F		-	_	20	MHz
Clock HIGH time	tтнтL		20	-	-	ns
Clock LOW time	tтьтн		20	-	-	ns
Output time						
TCK LOW to TDO unknown	t tlox		0	-	-	ns
TCK LOW to TDO valid	trlov		_	-	10	ns
Setup time						
TMS setup time	tмvтн		5	-	-	ns
TDI valid to TCK HIGH	t DVTH		5	-	-	ns
Capture setup time	tcs		5	_	-	ns
Hold time						
TMS hold time	tтнмх		5	-	-	ns
TCK HIGH to TDI invalid	t THDX		5	-	_	ns
Capture hold time	tсн		5	-	_	ns

JTAG Timing Diagram





Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register. The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	109	bit

ID Register Definition

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44644084	8M x 8	XXXX	0000 0000 0111 1100	0000010000	1
μPD44644094	8M x 9	XXXX	0000 0000 0111 1101	0000010000	1
μPD44644184	4M x 18	XXXX	0000 0000 0111 1110	0000010000	1
μPD44644364	2M x 36	XXXX	0000 0000 0111 1111	0000010000	1



SCAN Exit Order

Bit		Bump					
no.	x8 x9 x18 x36				ID		
1		С	#		6R		
2		()		6P		
3		P	4		6N		
4		A	A		7P		
5		P	4		7N		
6		P	4		7R		
7		A	A		8R		
8		P	4		8P		
9		A	١		9R		
10	NC	DQ0	DQ0	DQ0	11P		
11	NC	NC	NC	DQ9	10P		
12	NC	NC	NC	NC	10N		
13	NC	NC	NC	NC	9P		
14	NC	NC	DQ1	DQ11	10M		
15	NC	NC	NC	DQ10	11N		
16	NC	NC	NC	NC	9M		
17	NC	NC	NC	NC	9N		
18	DQ0	DQ1	DQ2	DQ2	11L		
19	NC	NC	NC	DQ1	11M		
20	NC	NC	NC	NC	9L		
21	NC	NC	NC	NC	10L		
22	NC	NC	DQ3	DQ3	11K		
23	NC	NC	NC	DQ12	10K		
24	NC	NC	NC	NC	9J		
25	NC	NC	NC	NC	9K		
26	DQ1	DQ2	DQ4	DQ13	10J		
27	NC	NC	NC	DQ4	11J		
28		ZQ					
29	NC	NC	NC	NC	10G		
30	NC	NC	NC	NC	9G		
31	NC	NC	DQ5	DQ5	11F		
32	NC NC NC DC				11G		
33	NC	NC	NC	NC	9F		
34	NC	NC	NC	NC	10F		
35	DQ2	DQ3	DQ6	DQ6	11E		
36	NC	NC	NC	DQ15	10E		

_					
Bit		Bump			
no.	x8	х9	x18	x36	ID
37	NC	NC	NC	NC	10D
38	NC	NC	NC	NC	9E
39	NC	NC	DQ7	DQ17	10C
40	NC	NC	NC	DQ16	11D
41	NC	NC	NC	NC	9C
42	NC	NC	NC	NC	9D
43	DQ3	DQ4	DQ8	DQ8	11B
44	NC	NC	NC	DQ7	11C
45	NC	NC	NC	NC	9B
46	NC	NC	NC	NC	10B
47		С	Q		11A
48			A		10A
49			A		9A
50			A		8B
51	Α	Α	A1	A1	7C
52	NC	NC	A0	A0	6C
53		8A			
54	NC	NC	7A		
55	NW0#	7B			
56		6B			
57		k	(#	1	6A
58	NC	NC	NC	BW3#	5B
59	NW1#	NC	BW1#	BW2#	5A
60		R,	W#		4A
61			A		5C
62			A		4B
63			A		3A
64	Α	Α	Α	Vss	2A
65		С	Q#		1A
66	NC	NC	DQ9	DQ27	2B
67	NC	NC	NC	DQ18	3B
68	NC	NC	NC	NC	1C
69	NC	NC	NC	NC	1B
70	NC	NC	DQ10	DQ19	3D
71	NC	NC	NC	DQ28	3C
72	NC	NC	NC	NC	1D

Bit	Signal name Bi					
no.	x8 x9 x18 x36			Bump		
73	NC	NC	NC	NC	2C	
74	DQ4	DQ5		DQ20	3E	
	NC	NC	NC		2D	
75			_	DQ29		
76	NC	NC	NC	NC	2E	
77	NC	NC	NC	NC	1E	
78	NC	NC		DQ30	2F	
79	NC	NC	NC	DQ21	3F	
80	NC	NC	NC	NC	1G	
81	NC	NC	NC	NC	1F	
82	DQ5	DQ6	DQ13	DQ22	3G	
83	NC	NC	NC	DQ31	2G	
84		DL	L#		1H	
85	NC	NC	NC	NC	1J	
86	NC	NC	NC	NC	2J	
87	NC	NC	DQ14	DQ23	3K	
88	NC	NC	NC	DQ32	3J	
89	NC	NC	NC	NC	2K	
90	NC	NC	NC	NC	1K	
91	DQ6	DQ7	DQ15	DQ33	2L	
92	NC	NC	NC	DQ24	3L	
93	NC	NC	NC	NC	1M	
94	NC	NC	NC	NC	1L	
95	NC	NC	DQ16	DQ25	3N	
96	NC	NC	NC	DQ34	3M	
97	NC	NC	NC	NC	1N	
98	NC	NC	NC	NC	2M	
99	DQ7	DQ8	DQ17	DQ26	3P	
100	NC	NC	NC	DQ35	2N	
101	NC	NC	NC	NC	2P	
102	NC	NC	NC	NC	1P	
103		,	4		3R	
104		4R				
105		4P				
106		5P				
107		5N				
108		5R				
109		A				
.00					Internal	

Remark Bump ID 2A of bit no. 64 can also be used as NC if the product is x36. The register always indicates LOW, however.

JTAG Instructions

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tch). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

JTAG Instruction Coding

IR2	IR1	IR0	Instruction	Note
				11010
0	0	0	EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0	SAMPLE / PRELOAD	
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1	BYPASS	

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.



Output Pin States of CQ, CQ# and DQ

Instructions	Control-Register Status	Output Pin Status	
		CQ,CQ#	DQ
EXTEST	0	Update	High-Z
	1	Update	Update
IDCODE	0	SRAM	SRAM
	1	SRAM	SRAM
SAMPLE-Z	0	High-Z	High-Z
	1	High-Z	High-Z
SAMPLE	0	SRAM	SRAM
	1	SRAM	SRAM
BYPASS	0	SRAM	SRAM
	1	SRAM	SRAM

Remark The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 109).


There are three statuses:

Update: Contents of the "Update Register" are output to the output pin (QDR Pad).

SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (QDR Pad).

High-Z: The output pin (QDR Pad) becomes high impedance by controlling of the "High-Z JTAG ctrl".

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.





Boundary Scan Register Status of Output Pins CQ, CQ# and DQ


Instructions	SRAM Status	Boundary Scan Register Status		Note
		CQ,CQ#	DQ	
EXTEST	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
IDCODE	READ (Low-Z)	-	_	No definition
	NOP (High-Z)	_	_	
SAMPLE-Z	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
SAMPLE	READ (Low-Z)	Internal	Internal	
	NOP (High-Z)	Internal	Pad	
BYPASS	READ (Low-Z)	_	_	No definition
	NOP (High-Z)	_	_	

Remark The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.


There are two statuses:

Pad : Contents of the output pin (QDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan Register.

Internal: Contents of the SRAM internal output "SRAM Output" are captured in the "CAPTURE Register" in the Boundary Scan Register.




TAP Controller State Diagram




Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs. TDI and TMS may be left open but fix them to V_{DD} via a resistor of about 1 k Ω when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.

Test Logic Operation (Instruction Scan)




_,µPD44644084, 44644094, 44644184, 44644364





Package Drawing

165-PIN PLASTIC BGA (15x17)



	(UNIT:mm)
ITEM	DIMENSIONS
D	15.00±0.10
E	17.00±0.10
w	0.15
е	1.00
Α	1.40±0.11
Α1	0.40±0.05
A2	1.00
b	0.50±0.05
х	0.08
у	0.10
y1	0.20
ZD	2.50
ZE	1.50

This package drawing is a preliminary version. It may be changed in the future.

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

 μPD44644084F5-FQ1
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644094F5-FQ1
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644184F5-FQ1
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644364F5-FQ1
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644084F5-FQ1-A
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644094F5-FQ1-A
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644184F5-FQ1-A
 : 165-pin PLASTIC BGA (15 x 17)

 μPD44644364F5-FQ1-A
 : 165-pin PLASTIC BGA (15 x 17)



Revision History

Edition/	Pa	ge	Type of	Location	Description
Date	This	Previous	revision		(Previous edition \rightarrow This edition)
	edition	edition			
2nd edition/	p.8	p.8	Modification	Pin Identification ZQ, DLL#, NC	Text has been modified.
Feb. 2007	p.10	pp.10, 11	Modification	Power-On Sequence in DDR II SRAM	Text and timing chart have been modified.
	pp.12, 13	p.13	Addition	Byte Write Operation	Remark 2 has been added.
	p.15	p.15	Modification	Recommended AC Operating Conditions	Note 1 has been modified.
	p.16	p.16	Modification	DC Characteristics	Operating supply current has been modified.
	p.18	p.18	Addition	Read and Write Cycle	TCQHCQ#H and TCQ#HCQH have been added.
	p.19	p.19	Modification		Note 1 has been modified.
			Addition		Note 4, 5 have been added.
	p.20	p.20	Addition	Read and Write Timing	TCQHCQ#H and TCQ#HCQH have been added.

[MEMO]



[MEMO]



[MEMO]

NOTES FOR CMOS DEVICES —

1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of February, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).