8K×8 Bit Static RAM

FEATURES

· Fast Access Time: 70, 100, 120ns (Max.)

· Low Power Dissipation

Standby (CMOS) : 10μ W (typ) L.Version

: 5 W (typ) LL. Version

Operating:55mW/1MHz

Single 5V ± 10% power supply

· TTL compatible inputs and outputs

Fully Static Operation

- No clock or refresh required

· Three state Output

· Low Data Retention Voltage: 2V (Min.)

 JEDEC Standard pin coniguration KM6264BLP/BLP-L: 28-DIP-600B KM6264BLS/BLS-L: 28-DIP-300 KM6264BLG/BLG-L: 28-SOP-450

GENERAL DESCRIPTION

The KM6264BL/BL-L is 65,536-bit high-speed Static Random Access Memory organized as 8, 192 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM6264 BL/BL-L has an output enable input for precise control of the data outputs.


It also has chip select inputs for the minimum current power down mode.

The KM6264 BL/BL-L has been designed for high speed and low power applications.

It is particularly well suited for battery back-up non-volatile memory applications

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)



		_
N.C. 1)	28 V _{CC}
A ₁₂ 2		27 WÉ
A7 3		26 CS2
A ₆ 4		25 A ₈
A ₅ 5		24 A ₉
A ₄ [6]		23] A ₁₁
A ₃ 7	DIP/SOF	22 OE
A ₂ 8		21] A ₁₀
A ₁ 9		20 CS1
A ₀ [10		19 I/O ₈
1/01 [11		18 1/07
I/O ₂ 12		17] I/O ₆
I/O ₃ 13		16 I/O ₅
V _{SS} 14		15 1/04

Pin Name	Pin Function			
A ₀ -A ₁₂	Address Inputs			
WE	Write Enable Input			
CS1, CS2	Chip Select Inputs			
OË	Output Enable Input			
I/O ₁ -I/O ₈	Data Inputs/Outputs			
V _{cc}	Power (+5V)			
V _{SS}	Ground			
N.C.	No Connection			



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C
Soldering Temperature and Time	Tsoider	260° C, 10 sec(Lead only)	_

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	_	Vcc+0.5	٧
Input Low Voltage	VIL	-0.5*		0.8	٧

^{*} $V_{IL}(min)=-3.0V$ for ≤ 50 ns pulse

DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

ltem	Symbol	Test Condition			Typ*	Max	Unit
Input Leakage Current	lu	V _I N=Vss to Vcc			_	2	μA
Output Leakage Current	lLO	CS1=VIN or OE=VIH or WE=VIL, VI/O=Vss to Vcc				2	μA
Operation Power	las	CS1=VIL, CS2=VIH				15	
Supply Current	loc	VIN=VIH or VIL I/IO=0mA		_	_	15	mA
	:	Cycle Time=1µS, 100% Duty					
A O	ICC1	<u>CS1</u> ≤ 0.2V, <u>CS2</u> ≥ Vcc-0.2V			10	mA	
Average Operating Current		$V_{IL} \le 0.2V V_{IH} \ge V_{CC} - 0.2V$, $I_{I/O} = 0 mA$					
Current	ICC2	Min Cycle. 100% Duty CS1=VIL,	70ns		_	55	mA
	IGG2	CS2=Vih, Vin=Vih or Vil lout=0mA	100/120ns	_		45	mA
	Isa	CS1=ViH or CS2=ViL		_	0.2	2	mA
Standby Power		<u>CS1</u> ≥Vcc-0.2V, <u>CS2</u> ≤ 0.2V or	L		2	100	μΑ
Supply Current	ISB1	<u>C\$2</u> ≥Vcc-0.2V,					
		Vin≥Vcc-0.2 or Vin≤0.2V	LL	_	1	10	μA
Output Low Voltage	Vol	IoL=2.1mA		_		0.4	٧
Output High Voltage	Vон	IOH=-1.0mA		2.4	_	_	٧

^{*}Typ: Vcc=5V, Ta=25° C



CAPACITANCE (f = 1MHz, T_A = 25°C)

item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	V _{IN} = 0V	_	6	pF
Input/Output Capacitance	C _{I/O}	V _{VO} = 0V	_	8	pF

^{*} Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS (Ta = 0 to 70° C, $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	*C _L =100 pF+1 TTL

^{*}CL=30pF for KM6264BL-7/7L

TEST CIRCUIT



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM6264BL-7 KM6264BL-7L		KM6264BL-10 KM6264BL-10L		KM6264BL-12 KM6264BL-12L		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	70		100		120		ns
Address Access Time	taa		70		100		120	ns
Chip Select to Output	t _{CO1} , t _{CO2}		70		100		120	ns
Output Enable to Valid Output	toE		35		50		60	ns
Chip Enable to Low-Z Output	t _{LZ1} , t _{LZ2}	5		10		10		ns
Output Enable to Low-Z Output	toLZ	5		5		5		ns
Chip Disable to High-Z Output	t _{HZ1} , t _{HZ2}	0	30	0	35	0	40	ns
Output Disable to High-Z Output	tonz	0	30	0	35	0	40	ns
Output Hold from Address Change	tон	10	-	10		10		ns


WRITE CYCLE

Parameter	KM6264BL-7 KM6264BL-7L		KM6264BL-10 KM6264BL-10L		KM6264BL-12 KM6264BL-12L		Unit	
		Min	Max	Min	Max	Min	Max	-
Write Cycle Time	twc	70	_	100	1	120		ns
Chip Select to End of Write	tow	60		80	T-	85		ns
Address Set-Up Time	tas	0		0		0		ns
Address Valid to End of Write	t _{AW}	60		80	:	85		ns
Write Pulse Width	twp	40		60		70		ns
Write Recovery Time	t _{wa}	0		0		0		ns
Write to Output High-Z	t _{whz}	0	30	0	30	0	30	ns
Data to Write Time Overlap	tow	30	1	40		50		ns
Data Hold from Write Time	t _{DH}	0		0		0		ns
End Write to Output Low-Z	tow	5		5		10	İ	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE NO. 1

 $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$




TIMING WAVEFORM OF READ CYCLE NO. 2 (WE = VIH)



Note (READ CYCLE)


- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- At any given temperature and voltage condition, t_{HZ}(max) is less than t_{LZ}(min) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)






TIMING WAVEFORM OF WRITE CYCLE (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE (CS2 Controlled)





Notes (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low: A write ends at the earlist transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high, two is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the later of CS1 going low or CS2 going high to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as CS1. or WE going high, t_{WR2} applied in case a write ends at CS2 going low.
- 5. If \overrightarrow{OE} , CS2 and \overrightarrow{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- 7. Dout is the read data of the new address.
- 8. When CS1 is low and CS2 is high; I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

FUNCTIONAL DESCRIPTION

CS1	CS2	WE	ŌĒ	Mode	I/O Pin	V _{CC} Current
Н	Х	Х	Х	Power Down	High-Z	I _{SB} , I _{SB1}
X*	L	Х	Х	Power Down	High-Z	I _{SB} , I _{SB1}
L	Н	Н	Н	Output Disable	High-Z	Icc
L	Н	Н	L	Read	D _{out}	loc
L	Н	L	X	Write	D _{IN}	Icc


^{*} Note: X means Don't Care.

DATA RETENTION CHARACTERISTICS (TA = 0 to 70°C)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
V _{CC} for Data Retention	V _{DR}	CS1 ≥ V _{CC} - 0.2V*	CS1 ≥ V _{CC} - 0.2V* 2.0			5.5	٧
Data Retention Current	I _{DR}	$\begin{aligned} &V_{\text{CC}} = 3V\\ &\widetilde{\text{CS}} 1 \! \geq \! V_{\text{CC}} - 0.2V,\\ &\text{CS2} \! \geq \! V_{\text{CC}} - 0.2V\\ &\text{or CS2} \! \leq \! 0.2V \end{aligned}$	L		1	50	μΑ
			LL		0.5	5**	μΑ
Data Retention Set-up Time	t _{SDR}	See Data Retention Wave forms (below)		0			ns
Recovery Time	t _{RDR}			t _{RC} ***			ns

- + CS1≥V_{CC}-0.2V, CS2≥V_{CC}-0.2V (CS1 Controlled) or CS2≤0.2V (CS2 Controlled)
- · · 1μA (max.) at 0°C~40°C
- *** t_{BC}=Read cycle time

DATA RETENTION WAVEFORM (1) (CS1 Controlled)



DATA RETENTION WAVEFORM (2) (CS2 Controlled)

