



## 4MBYTE (1Mx32) FLASH (5V Supply; 12V Program) SIMM MODULE

PRELIMINARY\*

### FEATURES

- Access Time of 120ns
- Packaging:
  - 80 pin SIMM
- TTL compatible inputs and outputs
- 5V Vcc and 12V Vpp
- RESET control options:
  - RESET tied to Vcc
  - RESET tied to pin 7 for system control of reset
  - RESET tied to power supervisor circuit
- JEDEC standard
- Gold edge connectors
- Flash Memory Components:
  - WPF29041-120G1XI with Intel Part Number E28F008SA
  - WPF29041-120G1XS with Sharp Part Number LH28F008SAT

### GENERAL DESCRIPTION

The White Microelectronics WPF29041-120G1XX is a 1M x 32 bits 80-pin Flash Single In-line Memory Module (SIMM). The WPF29041-120G1XX consists of four 1M x 8 bits CMOS Flash memory in 40-pin TSOP-I packages mounted on an 80-pin glass epoxy substrate. Decoupling capacitors of 0.1µF are mounted for the Flash memory.

The WPF29081-120G1XX has gold edge connectors and is intended for mounting into 80-pin gold edge connector sockets. The WPF29041-120G1XX uses the standard programming algorithms for Intel or Sharp 28F008SA Flash memory components.

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

### PIN CONFIGURATION

#### Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	28	DQ <sub>31</sub>	55	DQ <sub>15</sub>
2	V <sub>CC</sub>	29	WE <sub>2</sub>	56	DQ <sub>14</sub>
3	V <sub>PP</sub>	30	NC	57	DQ <sub>13</sub>
4	OE	31	NC	58	DQ <sub>12</sub>
5	WE <sub>0</sub>	32	NC	59	DQ <sub>11</sub>
6	WE <sub>1</sub>	33	A <sub>19</sub>	60	DQ <sub>10</sub>
7	NC/RESET*	34	A <sub>18</sub>	61	DQ <sub>9</sub>
8	DQ <sub>16</sub>	35	A <sub>17</sub>	62	DQ <sub>8</sub>
9	DQ <sub>17</sub>	36	A <sub>16</sub>	63	DQ <sub>7</sub>
10	DQ <sub>18</sub>	37	A <sub>15</sub>	64	DQ <sub>6</sub>
11	DQ <sub>19</sub>	38	A <sub>14</sub>	65	DQ <sub>5</sub>
12	DQ <sub>20</sub>	39	A <sub>13</sub>	66	DQ <sub>4</sub>
13	DQ <sub>21</sub>	40	A <sub>12</sub>	67	DQ <sub>3</sub>
14	DQ <sub>22</sub>	41	A <sub>11</sub>	68	DQ <sub>2</sub>
15	DQ <sub>23</sub>	42	A <sub>10</sub>	69	DQ <sub>1</sub>
16	DQ <sub>24</sub>	43	A <sub>9</sub>	70	DQ <sub>0</sub>
17	DQ <sub>25</sub>	44	A <sub>8</sub>	71	V <sub>PP</sub>
18	DQ <sub>26</sub>	45	A <sub>7</sub>	72	V <sub>CC</sub>
19	DQ <sub>27</sub>	46	A <sub>6</sub>	73	PD <sub>1</sub>
20	DQ <sub>28</sub>	47	A <sub>5</sub>	74	PD <sub>2</sub>
21	NC	48	A <sub>4</sub>	75	PD <sub>3</sub>
22	NC	49	A <sub>3</sub>	76	PD <sub>4</sub>
23	NC	50	A <sub>2</sub>	77	PD <sub>5</sub>
24	OE <sub>0</sub>	51	A <sub>1</sub>	78	PD <sub>6</sub>
25	V <sub>SS</sub>	52	A <sub>0</sub>	79	PD <sub>7</sub>
26	DQ <sub>29</sub>	53	WE <sub>3</sub>	80	V <sub>SS</sub>
27	DQ <sub>30</sub>	54	V <sub>SS</sub>		


#### Pin Functions

Pin Symbol	Pin Function
A <sub>0</sub> -A <sub>19</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>31</sub>	Data In/Out
CE <sub>0</sub>	Chip Enable
WE <sub>0</sub> -WE <sub>3</sub>	Write Enable
OE	Output Enable
PD <sub>1</sub> -PD <sub>7</sub>	Presence Detect
V <sub>CC</sub>	Power (+5V)
V <sub>PP</sub>	Programming Voltage (+12V)
V <sub>SS</sub>	Ground
NC	No Connection

#### Presence Detect Pins\*

Pin Name	Signal
PD <sub>1</sub>	NC
PD <sub>2</sub>	V <sub>SS</sub>
PD <sub>3</sub>	NC
PD <sub>4</sub>	V <sub>SS</sub>
PD <sub>5</sub>	V <sub>SS</sub>
PD <sub>6</sub>	NC
PD <sub>7</sub>	V <sub>SS</sub>


\* Pin Connection Changing Available



\* Pin 7 = NC for RESET option V and P, and tied to component RESET for option "R".



FUNCTIONAL BLOCK DIAGRAM



Notes:

1.  $\overline{RP}$  of the flash memory components is connected as shown in the  $\overline{RESET}$  options in ordering information.
2.  $RD/\overline{BY}$  of the flash memory components is not connected.

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$ except $V_{CC}$ and $V_{PP}$ <sup>2</sup>	$V_{IN}, V_{OUT}$	-2.0 to +7.0	V
Voltage on $V_{CC}$ Relative to $V_{SS}$ <sup>2</sup>	$V_{CC}$	-2.0 to +7.0	V
Voltage on $V_{PP}$ Relative to $V_{SS}$ <sup>2, 3</sup>	$V_{PP}$	-2.0 to +14.0	V
Storage Temperature	$T_{stg}$	-65 to +125	°C
Short Circuit Output Current <sup>4</sup>	$I_{OS}$	100	mA

- Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Minimum DC voltage on input or I/O pins is -0.5 V is -0.2V. During voltage transitions, this level may undershoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is  $V_{CC}+0.5$  V. During voltage transitions, input and I/O pins may overshoot to  $V_{CC}+2.0$  V for periods up to 20 ns.
- Maximum DC voltage on  $V_{PP}$  may overshoot to +14.0V for periods <20ns.
- No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.

**CAPACITANCE** ( $T_A=25$  °C;  $V_{CC}=5.0V\pm 0.5V$ ;  $f=1MHz$ )

Item	Symbol	Typ	Units
$A_0-A_{19}, \overline{OE}$ Input Capacitance ( $V_{IN}=0$ )	$C_{IN1}$	39	pF
$\overline{WE}_0-\overline{WE}_3$ Input Capacitance ( $V_{IN}=0$ )	$C_{IN2}$	21	pF
$\overline{CE}_0$ Input Capacitance ( $V_{IN}=0$ )	$C_{IN3}$	39	pF
$DQ_0-DQ_{31}$ Input Capacitance ( $V_{IN}=0$ )	$C_{IN4}$	21	pF
$DQ_0-DQ_{31}$ Output Capacitance ( $V_{OUT}=0$ )	$C_{OUT}$	23	pF



**DC CHARACTERISTICS** ( $V_{CC}=5.0V\pm 0.5V$ ;  $T_A=0^{\circ}C$  to  $+70^{\circ}C$ )

Parameter	Symbol	Min	Typ	Max	Units	Notes
Input Load Current ( $V_{IN}=V_{SS}$ or $V_{CC}$ , $V_{CC}=V_{CCMax}$ )	$I_{LI}$			4	$\mu A$	1
Output Leakage Current ( $V_{OUT}=V_{SS}$ to $V_{CC}$ , $V_{CC}=V_{CCMax}$ )	$I_{LO}$			10	$\mu A$	1
$V_{CC}$ Standby Current ( $V_{CC}=V_{CCMax}$ , $\overline{CE}=V_{CC}\pm 0.2V$ ) ( $V_{CC}=V_{CCMax}$ , $\overline{CE}=V_{IH}$ )	$I_{CCS}$		120 4	400 8	$\mu A$ mA	1,5
$V_{CC}$ Read Current ( $\overline{CE}=V_{IL}$ , $\overline{OE}=V_{IH}$ , $f=8MHz$ , $I_{OUT}=0mA$ , CMOS inputs)	$I_{CCR1}$		80	140	mA	1,4,5
$V_{CC}$ Read Current ( $\overline{CE}=V_{IL}$ , $\overline{OE}=V_{IH}$ , $f=8MHz$ , $I_{OUT}=0mA$ , TTL inputs)	$I_{CCR2}$		100	200	mA	1,4,5
$V_{CC}$ Write Current (Word Write in Progress)	$I_{CCW}$		40	120	mA	1
$V_{CC}$ Block Erase Current (Block Erase in Progress)	$I_{CCE}$		40	120	mA	1
$V_{CC}$ Erase Suspend Current (Block Erase Suspended, $\overline{CE}=V_{IH}$ )	$I_{CCES}$		20	40	mA	1,2
$V_{PP}$ Standby/Read Current ( $V_{PP}\leq V_{CC}$ ) ( $V_{PP}>V_{CC}$ )	$I_{PPS}$ $I_{PPR}$		4	60 800	$\mu A$	1
$V_{PP}$ Write Current (Word Write in Progress, $V_{PP}=V_{PPH}$ )	$I_{PPW}$		40	120	mA	1
$V_{PP}$ Block Erase Current (Block Erase in Progress, $V_{PP}=V_{PPH}$ )	$I_{PPE}$		40	120	mA	1
$V_{PP}$ Erase Suspend Current (Block Erase Suspended)	$I_{PPES}$		270	800	$\mu A$	1,2
Input Low Voltage	$V_{IL}$	-0.5		0.8	V	
Input High Voltage	$V_{IH}$	2.0		$V_{CC}+0.5$	V	
Output Low Voltage ( $I_{OL}=5.8$ mA, $V_{CC}=V_{CCMin}$ )	$V_{OL}$			0.45	V	
Output High Voltage ( $I_{OH}=-2.5mA$ , $V_{CC}=V_{CCMin}$ ) ( $I_{OH}=-100\mu A$ , $V_{CC}=V_{CCMin}$ )	$V_{OH1}$ $V_{OH2}$	0.85 $V_{CC}$ $V_{CC}-0.4$			V V	
$V_{PP}$ Write/Erase Lock Voltage	$V_{PPLK}$	0.0		6.5	V	
$V_{PP}$ during Write/Erase Operations	$V_{PPH}$	11.4	12.0	12.6	V	
$V_{CC}$ Write/Erase Lock Voltage	$V_{LKO}$	2.0			V	

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC}=5.0V$ ,  $V_{PP}=12.0V$ ,  $T=25^{\circ}C$ .
2.  $I_{CCES}$  is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .
3. BlockErases, Word Writes and Lock Block operations are inhibited when  $V_{PP}\leq V_{PPLK}$  and not guaranteed in the ranges between  $V_{PPLK}(max)$  and  $V_{PPH}(min)$ , and above  $V_{PPH}(max)$ .
4. Automatic Power Saving (APS) reduces  $I_{CCR}$  to 1mA typical in Static operation.
5. CMOS inputs are either  $V_{CC}\pm 0.2V$  or  $V_{SS}\pm 0.2V$ . TTL inputs are either  $V_{IL}$  or  $V_{IH}$ .



**AC CHARACTERISTICS** (continued)

**$\overline{WE}$ -Controlled Command Write Operations<sup>1</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Write cycle time	t <sub>AVAV</sub>	120			ns	
V <sub>PP</sub> setup to $\overline{WE}$ going high	t <sub>VPWH</sub>	100			ns	
$\overline{CE}$ setup to $\overline{WE}$ going low	t <sub>ELWL</sub>	10			ns	
Address setup to $\overline{WE}$ going high	t <sub>AVWH</sub>	40			ns	2
Data setup to $\overline{WE}$ going high	t <sub>DVWH</sub>	40			ns	2
$\overline{WE}$ pulse width	t <sub>WLWH</sub>	40			ns	
Data hold rom $\overline{WE}$ high	t <sub>WHDX</sub>	5			ns	
Address hold from $\overline{WE}$ high	t <sub>WHAX</sub>	5			ns	
$\overline{CE}$ hold from $\overline{WE}$ high	t <sub>WHEH</sub>	10			ns	
$\overline{WE}$ pulse width high	t <sub>WHWL</sub>	30			ns	
Read recovery before Write	t <sub>GHWL</sub>	0			ns	
Write recovery before Read	t <sub>WHGL</sub>	0			ns	
V <sub>PP</sub> hold from valid Status Register (CSR, GSR, BSR) data	t <sub>QVVL</sub>	0			μs	
Duration of Byte Write operation	t <sub>WHQV1</sub>	6			μs	
Duration of Block Erase operation	t <sub>WHQV2</sub>	0.3			s	

1. Read timings during write and erase are the same as for normal read.
2. Address and data are latched on the rising edge of  $\overline{WE}$  for all Command Write operations.

**AC CHARACTERISTICS** (continued)

**$\overline{CE}$ -Controlled Command Write Operations** (See note 1)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Write cycle time	t <sub>AVAV</sub>	120			ns	
V <sub>PP</sub> setup to $\overline{CE}$ going high	t <sub>VPEH</sub>	100			ns	
$\overline{WE}$ setup to $\overline{CE}$ going low	t <sub>WLEL</sub>	0			ns	
Address setup to $\overline{CE}$ going high	t <sub>AVEH</sub>	40			ns	2
Data setup to $\overline{CE}$ going high	t <sub>DVEH</sub>	40			ns	2
$\overline{CE}$ pulse width	t <sub>ELEH</sub>	50			ns	
Data hold from $\overline{CE}$ high	t <sub>EHDX</sub>	5			ns	
Address hold from $\overline{CE}$ high	t <sub>EHAX</sub>	5			ns	
$\overline{WE}$ hold from $\overline{CE}$ high	t <sub>EHWH</sub>	0			ns	
$\overline{CE}$ pulse width high	t <sub>EHXL</sub>	25			ns	
Write recovery before Read	t <sub>EHGL</sub>	0			ns	
V <sub>PP</sub> hold from valid Status Register (CSR, GSR, BSR) data	t <sub>QVVL</sub>	0			μs	
Duration of Byte Write operation	t <sub>EHQV1</sub>	6			μs	
Duration of Block Erase operation	t <sub>EHQV2</sub>	0.3			s	

1. Read timings during write and erase are the same as for normal read.
2. Address and data are latched on the rising edge of  $\overline{WE}$  for all Command Write operations.




### ERASE AND BYTE WRITE PERFORMANCE<sup>1</sup>

Parameter	Typ	Max	Unit	Notes
Block erase time	1.6	10	s	2
Block write time	0.6	2.1	s	2
Byte write time	8		$\mu$ s	

- 1. 25°C, and nominal voltages.
- 2. Excludes system-level overhead.

### PACKAGE DIMENSIONS

Units: Inches



TOLERANCES:  $\pm 0.005$  UNLESS OTHERWISE SPECIFIED



**ORDERING INFORMATION**

**W P F 29 041 - 120 G 1 X X**

