

256K

# X28TC256

32K x 8 Bit

## Turbo Access E<sup>2</sup>PROM

#### **FEATURES**


- 25ns Access Time
  - ---Within 64-Byte Page Boundaries
  - -Page Crossing Status Output-WAIT
- 5 Volt Byte and Page Alterable
  - -Write From One to Sixty-Four Bytes
  - -Write Time-5ms Max.
  - -Complete Memory Rewrite: 1.3 Sec. Max.
- Early End of Write Detection
  - —DATA Polling
  - -Toggle Bit Polling
  - —Minimize Memory Rewrite: 0.8 Sec. Typical
- Software Data Protection
- Highly Reliable Direct Write™ Cell
  - -Endurance: 10,000 Cycles Per Byte
  - -Data Retention: 100 years

#### **DESCRIPTION**


The X28TC256 is a high speed 32K x 8, 5 volt byte alterable nonvolatile memory. It is specially designed to support high speed microprocessors by providing a fast column access time of 25ns for each byte on a 64-byte page. The access time when changing pages will be 150ns maximum. The X28TC256 automatically generates a WAIT signal when page boundaries are crossed.

The X28TC256 also features DATA Polling and toggle bit polling methods for detecting early end of write. Using either of these polling features, the entire memory can typically be rewritten in 0.8 seconds.

#### **PIN CONFIGURATION**



3860 FHD F02



#### **PIN DESCRIPTIONS**

## Addresses (A<sub>0</sub>-A<sub>14</sub>)

The Address inputs select an 8-bit memory location during a read or write operation.

#### Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When CE is HIGH, power consumption is reduced.

## Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

#### Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X28TC256 through the I/O pins.

## Write Enable (WE)

The Write Enable input controls the writing of data to the X28TC256.

## Wait For Page Change (WAIT)


The Wait output notifies the user of a page change.

#### **PIN NAMES**

Symbol	Description	
A0-A14	Address Inputs	
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Input/Output	
WE	Write Enable	
CE	Chip Enable	
ŌĒ	Output Enable	
Vcc	+5V	
V <sub>SS</sub>	Ground	
NC	No Connect	
PCE	Page Change Enable	
WAIT	Wait for page change	

3869 PGM T01

#### **FUNCTIONAL DIAGRAM**



#### **DEVICE OPERATION**

#### Read

There are two different read operations in the X28TC256. Page read is when the page address ( $A_6$ - $A_{14}$ ) is different from the previous page address, and is initiated by  $\overline{CE}$  LOW and  $\overline{PCE}$  going from HIGH to LOW. The  $\overline{OE}$  could go LOW at either the beginning of the read or after  $\overline{WAIT}$  goes HIGH. Turbo read is when the page address remains the same and the byte address ( $A_0$ - $A_5$ ) changes, and it is initiated by both  $\overline{OE}$  and  $\overline{CE}$  going LOW. Turbo read could be terminated by either  $\overline{OE}$  or  $\overline{CE}$  going HIGH. The condition of  $\overline{PCE}$  input is don't care during turbo read operation; The two-line control architecture ( $\overline{CE}$  and  $\overline{OE}$ ) eliminates bus contention in a system environment. The data bus will be in a high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is HIGH.

#### Write

To perform a write to the X28TC256 in byte or page mode, the three byte SDP command sequence must precede any write operation. The command sequence and any data write operation must conform to the write timing requirements. Write operations are initiated when both CE and WE are LOW and OE is HIGH. The address is latched by the falling edge of WE. Similarly, the data is latched internally by the rising edge of WE. A byte write operation, once initiated, will automatically continue to completion, typically within 3 ms.

#### **Page Write Operation**

The page write feature of the X28TC256 allows the entire memory to be written in typically 0.8 seconds. Page write allows up to sixty-four bytes of data to be consecutively written to the X28TC256 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A $_6$  through A $_{14}$ ) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.


The page write mode can be initiated during any write operation. Following the command sequence and the initial byte write cycle, the host can write an additional sixty-three bytes. Each successive byte load cycle, started by the WE HIGH to LOW transition, must begin

within 100  $\mu s$  of the falling edge of the preceding WE. If a subsequent WE HIGH to LOW transition is not detected within 100  $\mu s$ , the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100  $\mu s$ .

#### **Write Operation Status Bits**

The X28TC256 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment



#### DATA Polling (I/O<sub>7</sub>)

The X28TC256 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has been completed. DATA Polling allows a simple bit test operation to determine the status of the X28TC256, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O<sub>7</sub> (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O<sub>7</sub> will reflect true data.

#### Toggle Bit (I/O<sub>6</sub>)

The X28TC256 also provides another method for determining when the internal write cycle is completed. During the internal programming cycle I/O $_6$  will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete, the toggling will cease and the device will be accessible for additional read or write operations.

## DATA POLLING I/O7

Figure 2. DATA Polling Bus Sequence





Figure 3. DATA Polling Software Flow



DATA Polling can effectively reduce the time for writing to the X28TC256. The timing diagram in Figure 2 illustrates the sequence of events on the bus. DATA polling is a page read operation. The software flow diagram in Figure 3 illustrates one method of implementing the routine.

## THE TOGGLE BIT VO6

Figure 4. Toggle Bit Bus Sequence





Figure 5. Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28TC256 memories that is frequently updated. The timing diagram in Figure 4 illustrates the sequence of events on the bus. Toggle bit can be either a Turbo or a page read operation. The software flow diagram in Figure 5 illustrates a method for testing the Toggle Bit.

#### HARDWARE DATA PROTECTION

The X28TC256 provides two hardware features that protect nonvolatile data from inadvertent writes.

- Default V<sub>CC</sub> Sense—All write functions are inhibited when V<sub>CC</sub> is ≤ 3.0V typically.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

#### **SOFTWARE DATA PROTECTION**

The X28TC256 offers a software controlled data protection feature. The X28TC256 is shipped from Xicor with the software data protection ENABLED. In this mode, data is protected during power-up/down operations.

The X28TC256 is automatically protected during powerup and power-down without the need for external circuits by employing the software data protection feature. This circuit is nonvolatile and will remain set for the life of the device. With the software protection enabled, the X28TC256 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

#### SOFTWARE ALGORITHM

The software data protection requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 6 and 7 for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

#### **SOFTWARE DATA PROTECTION**

Figure 6. Timing Sequence—Byte or Page Write





Figure 7. Write Sequence -Byte or Page Write



The software Data Protection Sequence must conform to the Write Cycle Timing Specification.

#### SYSTEM CONSIDERATIONS

Because the X28TC256 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that  $\overline{CE}$  be decoded from the address bus and be used as the primary device selection input. Both  $\overline{OE}$  and  $\overline{WE}$  would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28TC256 has two power modes, standby and active, proper decoupling of the memory array is of

prime concern. Enabling  $\overline{\text{CE}}$  will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1  $\mu$ F high frequency ceramic capacitor be used between  $V_{CC}$  and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7  $\mu$ F electrolytic bulk capacitor be placed between V<sub>CC</sub> and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

The WAIT output signal is an open drain configuration and can be shared with other wait signals.

#### SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
<b>⋙</b> ≪≪	N/A	Center Line is High Impedance

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	65°C to +135°C
Storage Temperature	
Voltage on any Pin with	
Respect to V <sub>SS</sub>	1.0V to +7V
D.C. Output Current	
Lead Temperature (Soldering,	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum" Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	–40°C	+85°C
Military	–55°C	+125°C

3869 PGM T02

Supply Voltage	Limits
X28TC256	5V ± 10%

3869 PGM T03

# D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limit	ts		
Symbol	Parameter	Min.	Typ.(1)	Max.	Units	Test Conditions
Icc1	Vcc Active Current (Page Read)		20	50	mA	CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub> , All I/O's = Open, Address Inputs= PCE =0.4V/2.4V Levels @ f =6.6 MHz
Icc2	Vcc Active Current (Byte/Turbo Read)		15	40	mA	CE = OE = V <sub>IL</sub> , PCE = WE = V <sub>IH</sub> , All I/O's = Open, Address Inputs = 0.4V/2.4V Levels @ f = 33 MHz
ISB1	Vcc Standby Current (TTL Inputs)		2	3	mA	CE = V <sub>IH</sub> , OE = V <sub>IL</sub> , All I/O's = Open, Other Inputs = V <sub>IH</sub>
ISB2	Vcc Standby Current (CMOS Inputs)		200	500	μА	CE = V <sub>CC</sub> - 0.3V, OE = GND, All I/O's = Open Other Inputs = V <sub>CC</sub> - 0.3V
lu	Input Leakage Current			10	μА	V <sub>IN</sub> = GND to V <sub>CC</sub>
ILO	Output Leakage Current			10	μА	Vout = GND to Vcc, CE = ViH
V <sub>IL</sub> (2)	Input Low Voltage	-1.0		0.8	V	
V <sub>IH</sub> (2)	Input High Voltage	2.0		Vcc + 1.0	٧	
Vol	Output Low Voltage			0.4	٧	I <sub>OL</sub> = 5mA
Voн	Output High Voltage	2.4			٧	I <sub>OH</sub> = -5mA

3869 PGM T04

Notes: (1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. (2)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

## **POWER-UP TIMING**

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> (3)	Power-Up to Read	100	μs
t <sub>PUW</sub> (3)	Power-Up to Write	5	ms

**CAPACITANCE**  $T_A = 25$ °C, F = 1.0MHz,  $V_{CC} = 5$ V.

3869 F	'GM	T05
--------	-----	-----

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (3)	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> (3)	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

3869 PGM T06

## **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Max.	Units
Endurance	10,000		Cycles per Byte
Data Retention	100		Years

3869 PGM T07

#### **MODE SELECTION**

CE	ŌĒ	WE	PCE	Mode	1/0	Power
L	L	Н		Page Read	Dout	Active
L	L	Н	Х	Byte Read	Dout	Active
L	Н	L	Х	Write	Din	Active
Н	Х	X	Х	Standby and Write Inhibit	High Z	Standby
Х	L	Х	Х	Write Inhibit	_	_
X	Х	Н	Х	Write Inhibit	_	


3869 PGM T09

#### A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and	
Fall Times	5ns
Input and Output	
Timing Levels	1.5V


3869 PGM T08

## **EQUIVALENT WAIT A.C. LOAD CIRCUIT**



Note: (3) This parameter is periodically sampled and not 100% tested.

## **EQUIVALENT OUTPUT A.C. LOAD CIRCUIT**



## A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

#### PAGE READ CYCLE LIMITS

Symbol	Parameter	X28TC256-25 -40°C to +85°C		X28TC256-35 -55°C to +125°C		X28TC256-45 -55°C to +125°C		
		tRCP	Page Read Cycle Time		150		150	
t <sub>PA</sub>	Page Read AcessTime		150		150		150	ns
twait	Wait Signal Access Time		15		20	_	20	ns
tras	Address Setup Time	5		5		5		ns
trah	Address Hold Time	10		10		10		ns
t <sub>PCH</sub> (4)	PCE High Time	10		10		10		ns
tPCL (4)	PCE Low Time	10		10		10		ns
tRCS	Chip Enable Setup Time	5		5		5		ns
tрон	Output Hold From Page Change	0		0		0		ns


## **BYTE (Turbo) READ CYCLE LIMITS**

		X28TC256-25 -40°C to +85°C		X28TC256-35 -55°C to +125°C		X28TC256-45 -55°C to +125°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tTA	Byte (Turbo) Acess Time		25		35		45	ns
tCET	Chip Enable Acess Time		25		35		45	ns
toet	Output Enable Access Time		20		20		20	ns
tRCT	Turbo Read Cycle Tirne		25		35		45	ns
tLZ (5)	Chip Enable to Output in Low Z	0		0		0		ns
t <sub>HZ</sub> (5)	Chip Enable to Output in High Z	0		0		0		ns
toLZ (5)	Output Enable to Output in Low Z	0		0		0		ns
toHZ (5)	Output Enable to Output in High Z	0		0		0		ns
tон	Output hold from address change	0		0		0		ns


Notes: (4) tPCH and tPCL are periodically sampled and not 100% tested.

<sup>(5)</sup> tLz min., tHz, tOHz, tOLz min. are periodically sampled and not 100% tested. tHz and tOHz are measured with CL=5pF from the point when CE, OE return high (whichever occurs first) to the time when the outputs are no longer driven.


# Turbo Read Timing Diagram (PCE Toggles)







# Page Read Timing Diagram (The Chip Remains Selected During $t_{\text{PA}}$ )




## **Write Cycle Limits**

Symbol	Parameter	Min.	Typ. <sup>(5)</sup>	Max.	Units
twc <sup>(5)</sup>	Write Cycle Time		3	5	ms
tas	Address Setup Time	0			ns
tah	Address Hold Time	50			ns
tcs	Write Setup Time	0			ns
tch	Write Hold Time	0			ns
tcw	CE Pulse Width	50			ns
toes	OE High Setup Time	0			ns
toeh	OE High Hold Time	0			ns
twp	WE Pulse Width	50			ns
twPH <sup>(6)</sup>	WE High Recovery (page write only)	50			ns
tos	Data Setup	50			ns
tDH	Data Hold	0			ns
t <sub>DW</sub> (6)	Delay to Next Write after polling is true	10			μs
t <sub>BLC</sub>	Byte Load Cycle	0.150		100	μs

3869 PGM T11


## **Write Cycle**



Notes: (6) two is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

(7) twpH and tpw are periodically sampled and not 100% tested.


## **Page Write Cycle**





Notes: (8) Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with OE and WE HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively performing a polling operation.

(9) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to the write cycle timing.

## 32-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P










#### NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

## 32-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D









NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### 32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E






#### NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NLT ±0.005 (0.127)


#### 32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J



#### NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

#### **ORDERING INFORMATION**



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness tor any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### **US. PATENTS**

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its satety or effectiveness.