256 (32K x 8)

High Speed

CMOS

E²PROM

Features

- · Fast Read Access Time 70 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64 Bytes Internal Control Timer

Fast Write Cycle Times

Page Write Cycle Time: 10 ms or 3 ms maximum

1 to 64 Byte Page Write Operation

Low Power Dissipation

80 mA Active Current

3 mA Standby Current (AT28HC256L)

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10⁴ or 10⁵ Cycles Data Retention: 10 years
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

Description

The AT28HC256/L is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the AT28HC256 offers access times to 70 ns with power dissipation of just 440 mW. When the AT28HC256L is deselected, the standby current is less than 5 mA.

The AT28HC256/L is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to

(continued on next page)

Pin Configurations

TSOP Top View

**		
A11 2 2 1	28 ₂₇ A10	ĈĒ
AQU 3	26 □ VO7	
A8 A13 G 4 5	25 1/05	1/06
WE VCC 9 6 7	- 23 Þ	1/04
A14 🖳 8	22 21 2 1/03	GND
A7 A12 10 9	20 19 1002	VO1
A6 □ 11	18 P VO0	
A5 A4 12 13	16 ar A1	ΑO
A3 A4 E 14 13	16 ₁₅ A1	A2

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

A14	4	$\overline{}$	20	L	1100
		1 2 3 4 5 6 7 8	28 27 26 25 24 23 22 21 20 19	<u>annonnannanna</u>	₩E VÇC
A7	Б	3	26	Ħ	A13
A12 A6 A5 A4 A3 A2 A1 A0	а	4	25	Б	A8
A5	d	5	24	Ь	A9
A4	þ	6	23	þ	<u>A1</u> 1
A3	d.	7	22	Þ	ΩF
A2	9		21	Þ	A10
A1	9	9	20	Þ	CE
A0	q 1	10	19	Þ	VO7
NO0	٩1	11	18	Þ	1/06
1/01	٩1	12	17	Þ	I/O5 I/O4
1/02		13	18 17 16 15	Ρ	
GND	Q t	14	15	0	VO3

A7 A14 VCC A13 A12 NC WE 4 3 2 1 3 2 3 1 3 6	
	A8
A6 5 29 4 A5 6 28 4	A9
A4 þ 7 27 ζ	A11
A3 ∫8 26 ₹	NC
A2 59 25 d	Œ
A1 510 24 2	A10
A0 511 23 2	ĈĒ
NC \$12 22 {	VO7
VO0 513 21 d	1/06
14151617181920	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
VO's 12 NC 345	
GND	

Note: PLCC package pins 1 and 17 are DON'T CONNECT.






Description (Continued)

64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the addresses and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28HC256/L has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of $\rm E^2PROM$ for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under E	3ias55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including N.C. Pins)	nd0.6 V to +6.25 V
All Output Voltages with Respect to Ground	nd0.6 V to V _{CC} +0.6 V
Voltage on OE and A with Respect to Ground	9 nd0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28C256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE: The page write operation of the AT28C256 allows one to sixty-four bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by one to sixty-three additional bytes. Each successive byte must be written within 150 μs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6-A14 inputs. That is, for each \overline{WE} high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Testing the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes to any five-volt-only nonvolatile memory may occur dur-

ing transition of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a) VCC sense - if VCC is below 3.8 V (typical) the write function is inhibited; (b) VCC power-on delay - once VCC has reached 3.8 V the device will automatically time out 5 ms typical) before allowing a write: (c) write inhibit - holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the three byte command sequence and after two the entire AT28C256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C64B. This is done by preceding the data to be written by the same three byte command sequence.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. It should also be noted that the data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation. After setting SDP, any attempt to write to the device without the

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 bytes of E^2 PROM memory are available to the user for device identification. By raising A9 to 12 V \pm 0.5 V and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

•				
	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





D.C. and A.C. Operating Range

		AT28HC256-70	AT28HC256L-90	AT28HC256-90	AT28HC256/L-12
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
, , , , , , , , , , , , , , , , , , , ,	Mil.			-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	I/O	
Read	VIL	VIL	ViH	Dout	
Write ⁽²⁾	VIL	ViH	V _{IL}	Din	
Standby/Write Inhibit	ViH	X ⁽¹⁾	х	High Z	
Write Inhibit	Х	X	ViH		
Write Inhibit	Х	VIL	X		
Output Disable	X	ViH	X	High Z	
Chip Erase	VIL	V _H ⁽³⁾	VIL	High Z	

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to A.C. Programming Waveforms.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$.


D.C. Characteristics

Symbol	Parameter	Condition		Min	Max	Units
Li	Input Load Current	Vin = 0 V to Vcc + 1 V			10	μΑ
ILO	Output Leakage Current	VI/O = 0V to VCC			10	μΑ
lan.	Vcc Standby Current TTL	CE = 2.0 V to Vcc + 1 V	AT28HC256L		3	mA
ISB1	VCC Standby Current 11L	CE = 2.0 V 10 VCC + 1 V	AT28HC256		60	mA
ISB2	Vcc Standby Current CMOS	CE = -3.0 V to Vcc + 1 V	AT28HC256L		300	μА
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			80	mA
VIL	Input Low Voltage				0.8	٧
ViH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	loL = 6.0 mA			.45	٧
Vон	Output High Voltage	IOH= -4 mA		2.4		V

A.C. Read Characteristics

		AT28HC256-70		AT28C256/L-90		AT28HC256/L-12		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		70_		90		120	ns
tce (1)	CE to Output Delay		70		90		120	ns
toE (2)	OE to Output Delay	0	35	0	40	0	50	ns
t _{DF} (3,4)	CE or OE to Output Float	0	35	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


A.C. Read Waveforms



Notes:

- CE may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load








A.C. Write Characteristics


Symbol	Parameter		Min	Max	Units
tas, toes	Address, OE Set-up Time	-	0		ns
tah	Address Hold Time		50		ns
tcs	Chip Select Set-up Time		0		ns
tсн	Chip Select Hold Time		0		ns
twp	Write Pulse Width (WE or CE)		100		ns
tos	Data Set-up Time		50		ns
tDH,tOEH	Data, OE Hold Time		0		ns
tov	Time to Data Valid		NR ⁽¹⁾		
tuo	Marita Cuala Tima	AT28HC256		10	ms
twc	Write Cycle Time	AT28HC256F		3.0	ms

Note: 1. NR = No Restiction

A.C. Write Waveforms- WE Controlled




A.C. Write Load Waveforms- CE Controlled



Page Mode Write Characteristics

Symbol	Parameter		Min	Тур	Max	Units
tuo	Write Cycle Time	AT28HC256		5	10	ms
twc Write Cycle Time	AT28HC256F		2	3.0	ms	
tas	Address Set-up Time		0			ns
tan	Address Hold Time		50			ns
tos	Data Set-up Time		50			ns
toh	Data Hold Time		0			ns
twp	Write Pulse Width		100			ns
tBLC	Byte Load Cycle Time				150	μs
twph	Write Pulse Width High		50			ns


Page Mode Write Waveforms



Notes:

A6 through A14 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}). \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

Chip Erase Waveforms




 $t_S = t_H = 5 \mu sec (min.)$ $t_W = 10 \text{ msec (min.)}$ $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$






Software Data Protection Enable Algorithm (1)

Software Data Protection Disable Algorithm (1)






Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

Software Protected Write Cycle Waveforms



A6 through A14 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}) after the software code has been entered. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.


Notes:

Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
ton	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe	OE to Output Delay			100	ns
twR	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t DH	Data Hold Time	10			ns
t OEH	OE Hold Time	10			ns
toE	OE to Output Delay			100	ns
TOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Toggle Bit Waveforms




Notes:

- 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.







NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



Ordering Information

tacc	Icc (mA)		0.4.5.0.1	_		
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
70	80	60	AT28HC256(E,F)-70DC AT28HC256(E,F)-70JC AT28HC256(E,F)-70PC	28D6 32J 28P6	Commercial (0°C to 70°C)	
			AT28HC256(E,F)-70DI AT28HC256(E,F)-70JI AT28HC256(E,F)-70PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
90	80	60	AT28HC256(E,F)-90DC AT28HC256(E,F)-90JC AT28HC256(E,F)-90PC AT28HC256(E,F)-90UC	28D6 32J 28P6 28U	Commercial (0°C to 70°C)	
			AT28HC256(E,F)-90DI AT28HC256(E,F)-90JI AT28HC256(E,F)-90PI AT28HC256(E,F)-90UI	28D6 32J 28P6 28U	Industrial (-40°C to 85°C)	
			AT28HC256(E,F)-90DM/883 AT28HC256(E,F)-90FM/883 AT28HC256(E,F)-90LM/883 AT28HC256(E,F)-90UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	60	AT28HC256(E,F)-12DC AT28HC256(E,F)-12JC AT28HC256(E,F)-12PC AT28HC256(E,F)-12TC AT28HC256(E,F)-12UC	28D6 32J 28P6 28T 28U	Commercial (0°C to 70°C)	
			AT28HC256(E,F)-12DI AT28HC256(E,F)-12JI AT28HC256(E,F)-12PI AT28HC256(E,F)-12TI AT28HC256(E,F)-12UI	28D6 32J 28P6 28T 28U	Industrial (-40°C to 85°C)	
			AT28HC256(E,F)-12DM/883 AT28HC256(E,F)-12FM/883 AT28HC256(E,F)-12LM/883 AT28HC256(E,F)-12UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	80	60	5962-88634 03 UX 5962-88634 03 XX 5962-88634 03 YX 5962-88634 03 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
			5962-88634 04 UX 5962-88634 04 XX 5962-88634 04 YX 5962-88634 04 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	





Ordering Information

	Package Type					
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
28F	28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6	28 Lead, 0.600* Wide, Plastic Dual Inline Package (PDIP)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					
28U	28 Pin, Ceramic Pin Grid Array (PGA)					
	Options	-				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					

Ordering Information

tacc (ns)	Icc (mA)		Ordering Code	Package	Operation Range
	Active	Standby	Ordering Code	rackage	Operation hange
90	80	0.3	AT28HC256L(E,F)-90DC AT28HC256L(E,F)-90JC AT28HC256L(E,F)-90PC AT28HC256L(E,F)-90UC	28D6 32J 28P6 28U	Commercial (0°C to 70°C)
			AT28HC256L(E,F)-90DI AT28HC256L(E,F)-90JI AT28HC256L(E,F)-90PI AT28HC256L(E,F)-90UI	28D6 32J 28P6 28U	Industrial (-40°C to 85°C)
120	80	0.3	AT28HC256L(E,F)-12DC AT28HC256L(E,F)-12JC AT28HC256L(E,F)-12PC AT28HC256L(E,F)-12UC AT28HC256L-W	28D6 32J 28P6 28U DIE	Commercial (0°C to 70°C)
			AT28HC256L(E,F)-12DI AT28HC256L(E,F)-12JI AT28HC256L(E,F)-12PI AT28HC256L(E,F)-12UI	28D6 32J 28P6 28U	Industrial (-40°C to 85°C)
			AT28HC256L(E,F)-12DM/883 AT28HC256L(E,F)-12FM/883 AT28HC256L(E,F)-12LM/883 AT28HC256L(E,F)-12UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	80	0.3	5962-88634 01 UX 5962-88634 01 XX 5962-88634 01 YX 5962-88634 01 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88634 02 UX 5962-88634 02 XX 5962-88634 02 YX 5962-88634 02 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)

	Package Type				
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
28F	28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28U	28 Pin, Ceramic Pin Grid Array (PGA)				
W	Die				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms				
E	High Endurance Option: Endurance = 100K Write Cycles				
F	Fast Write Option: Write Time = 3 ms				



