

**128 K × 8 Very Low Power CMOS SRAM****Introduction**

The M 65608 is a very low power CMOS static RAM organized as  $131072 \times 8$  bits. It is manufactured using the TEMIC high performance CMOS technology named SCMOS.

With this process, TEMIC brings the solution to applications where fast computing is as mandatory as low consumption, such as aerospace electronics, portable instruments, or embarked systems.


Utilizing an array of six transistors (6T) memory cells, the M 65608 combines an extremely low standby supply

current (Typical value =  $0.2 \mu\text{A}$ ) with a fast access time at 25 ns over the full commercial temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

For military/space applications that demand superior levels of performance and reliability the M 65608 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.


**Features**

- Access time : commercial : 25/30/35/45 ns  
industrial and military : 25/30/35/45 ns
- Very low power consumption  
active : 250 mW (Typ)  
standby :  $1 \mu\text{W}$  (Typ)  
data retention :  $0.5 \mu\text{W}$  (Typ)
- Wide temperature Range : -55 To +125°C
- 400 Mils width package
- TTL compatible inputs and outputs
- Asynchronous
- Single 5 volt supply
- Equal cycle and access time
- Gated inputs :  
no pull-up/down  
resistors are required

**Interface****Block Diagram**

## Pin Configuration

32 pins DLCC ceramic 400 MILS  
32 pins DIL side-brazed 400 MILS  
32 pins Flatpack 400 MILS  
32 pins PDIL 400 MILS  
32 pins SOIC and SOJ 400 MILS



## Pin Names

A0-A16	Address inputs
I/O0-I/O7	Data Input/Output
CS <sub>1</sub>	Chip select 1
CS <sub>2</sub>	Chip select 2
W	Write Enable
OE	Output Enable
V <sub>CC</sub>	Power
GND	Ground

## Truth Table

Control						Output
R <sub>S1</sub>	R <sub>S2</sub>	W	I/O	OE	Z	
H	X	X	X		Z	Deselect/ Power-down
X	L	X	X		Z	Deselect/ Power Down
L	H	H	L		Data Out	Read
L	H	L	X		Data In	Write
L	H	H	H		Z	Output Disable

L = low, H = high, X = H or L, Z = high impedance.

## Electrical Characteristics

### Absolute Maximum Ratings

Supply voltage to GND potential : .....	- 0.5 V + 7.0 V	Storage temperature : .....	-65 °C to + 150 °C
DC input voltage : .....	GND - 0,3 V to VCC + 0,3	Output current into outputs (low) : .....	20 mA
DC output voltage high Z state : .....	GND - 0,3 V to VCC + 0,3	Electro statics discharge voltage : .....	> 2 001 V (MIL STD 883D method 3015.3)



### Operating Range

	OPERATING VOLTAGE	TEMPERATURE
Military	5 V ± 10 %	- 55 °C to + 125 °C
Industrial	5 V ± 10 %	- 40 °C to + 85 °C
Commercial	5 V ± 10 %	0 °C to + 70 °C

### Recommended DC Operating Conditions

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Gnd	Ground	0.0	0.0	0.0	V
VIL	Input low voltage	GND - 0.3	0.0	0.8	V
VIH	Input high voltage	2.2	-	VCC + 0.3	V

### Capacitance

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Cin (1)	Input low voltage	-	-	8	pF
Cout (1)	Output high volt	-	-	8	pF

Note : 1. Guaranteed but not tested.

### DC Parameters

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
IIX (2)	Input leakage current	- 1	-	1	µA
IOZ (2)	Output leakage current	- 1	-	1	µA
VOL (3)	Output low voltage	-	-	0.4	V
VOH (4)	Output high voltage	2.4	-	-	

Notes : 2. Gnd < Vin < Vcc, Gnd < Vout < Vcc Output Disabled.  
 3. Vcc min. IOI = 8.0 mA.  
 4. Vcc min. IOH = -4.0 mA.

## Consumption for Commercial

SYMBOL	DEFINITION	COMMERCIAL - 25°C	COMMERCIAL - 50°C	COMMERCIAL - 85°C	COMMERCIAL - 100°C	UNIT	VALUE
ICCSB (5)	Standby supply current	5/2	5/2	5/2	5/2	mA	max
ICCSB <sub>1</sub> (6)	Standby supply current	500/50	500/50	500/50	500/50	µA	max
ICCOP (7)	Dynamic operating current	150	140	130	120	mA	max

## Consumption for Industrial

SYMBOL	DEFINITION	COMMERCIAL - 25°C	COMMERCIAL - 50°C	COMMERCIAL - 85°C	COMMERCIAL - 100°C	UNIT	VALUE
ICCSB (5)	Standby supply current	5/2	5/2	5/2	5/2	mA	max
ICCSB <sub>1</sub> (6)	Standby supply current	700/100	700/100	700/100	700/100	µA	max
ICCOP (7)	Dynamic operating current	160	150	140	120	mA	max

## Consumption for Military

SYMBOL	DEFINITION	COMMERCIAL - 25°C	COMMERCIAL - 50°C	COMMERCIAL - 85°C	COMMERCIAL - 100°C	UNIT	VALUE
ICCSB (5)	Standby supply current	5/2.5	5/2.5	5/2.5	5/2.5	mA	max
ICCSB <sub>1</sub> (6)	Standby supply current	1 000/300	1 000/300	1 000/300	1 000/300	µA	max
ICCOP (7)	Dynamic operating current	160	150	140	120	mA	max

Notes : 5.  $\overline{CS}_1 \geq VIH$  or  $CS_2 \leq VIL$  and  $\overline{CS}_1 \leq VIL$ .  
           6.  $\overline{CS}_1 \geq V_{CC} - 0.3$  V or,  $CS_2 < Gnd + 0.3$  V and  $\overline{CS}_1 \leq 0.2$  V  
           7.  $F = I/TAVAV$ ,  $Iout = 0$  mA,  $\overline{W} = \overline{OE} = VIH$ ,  $Vin = Gnd/V_{CC}$ ,  $V_{CC}$  max.

## AC Parameters

Input pulse levels : ..... Gnd to 3.0 V  
                           Input rise : ..... 5 ns

Input timing reference levels : ..... 1.5 V  
                           Output loading IOL/IOH (see figure 1a and 1b) : ..... + 30 pF

## AC Test Loads Waveforms




Figure 1a




Figure 1b




Figure 2

Equivalent to : THEVENIN EQUIVALENT



### Data Retention Mode


MHS CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1. During data retention chip select  $\overline{CS}_1$  must be held high within VCC to VCC -0.2 V or, chip select CS<sub>2</sub> must be held low within GND to GND + 0.2 V.
2. Output Enable ( $\overline{OE}$ ) should be held high to keep the

RAM outputs high impedance, minimizing power dissipation.

3. During power up and power down transitions  $\overline{CS}_1$  and  $\overline{OE}$  must be kept between VCC + 0.3 V and 70 % of VCC, or with CS<sub>2</sub> between GND and GND - 0.3 V.
4. The RAM can begin operation > 45 ns after Vcc reaches the minimum operation voltages (4.5 V).

### Timing



### Data Retention Characteristics

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL $T_A = 25^\circ\text{C}$	MAXIMUM			UNIT
				COM	IND	MIL	
VCCDR	Vcc for data retention	2.0	—	—	—	—	V
TCDR	Chip deselect to data retention time	0.0	—	—	—	—	ns
TR	Operation recovery time	TAVAV (9)	—	—	—	—	ns
ICCDR1 (10)	Data retention current @ 2.0 V : M-65608-V M-65608-L	—	0.1 0.1	COM 20 200	IND 40 300	MIL 150 500	$\mu\text{A}$ $\mu\text{A}$
ICCDR2 (10)	Data retention current @ 3.0 V : M-65608-V M-65608-L	—	0.2 0.2	COM 30 300	IND 60 450	MIL 200 600	$\mu\text{A}$ $\mu\text{A}$

Notes : 9. TAVAV = Read cycle time.

10.  $\overline{CS}_1 = \text{Vcc}$  or  $\overline{CS}_2 = \overline{CS}_1 = \text{GND}$ ,  $\text{Vin} = \text{Gnd}/\text{Vcc}$ , this parameter is only tested at  $\text{Vcc} = 2\text{ V}$ .

# M65608

## Write Cycle


Symbol	Parameter	Min	Typical	Max	Min	Unit	Value
TAVAW	Write cycle time	25	30	35	45	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	20	22	25	35	ns	min
TDVWH	Data set-up time	15	18	20	25	ns	min
TE <sub>1</sub> LWH	CS <sub>1</sub> low to write end	20	22	25	35	ns	min
TE <sub>2</sub> WHW	CS <sub>2</sub> high to write end	20	22	25	35	ns	min
TWLQZ	Write low to high Z (11)	8	8	10	15	ns	max
TWLWH	Write pulse width	20	22	25	35	ns	min
TWHAX	Address hold from to end of write	0	0	0	0	ns	min
TWHDX	Data hold time	0	0	0	0	ns	min
TWHQX	Write high to low Z (11)	0	0	0	0	ns	min

## Read Cycle


SYMBOL	PARAMETER	MINIMUM V -25	USUAL V -30	MAXIMUM V -35	MINIMUM V -45	UNIT	VALUE
TAVAV	Read cycle time	25	30	35	45	ns	min
TAVQV	Address access time	25	30	35	45	ns	max
TAVQX	Address valid to low Z	3	5	5	5	ns	min
TE <sub>1</sub> LQV	Chip-select <sub>1</sub> access time	25	30	35	45	ns	max
TE <sub>1</sub> LQX	CS <sub>1</sub> low to low Z (11)	3	3	3	3	ns	min
TE <sub>1</sub> HQZ	CS <sub>1</sub> high to high Z (11)	15	18	20	20	ns	max
TE <sub>2</sub> HQV	Chip-select <sub>2</sub> access time	25	30	35	45	ns	max
TE <sub>2</sub> HQX	CS <sub>2</sub> high to low Z (11)	3	3	3	3	ns	min
TE <sub>2</sub> LQZ	CS <sub>2</sub> low to high Z (11)	15	18	20	20	ns	max
TGLQV	Output Enable access time	10	12	12	15	ns	max
TGLQX	OE low to low Z (11)	0	0	0	0	ns	min
TGHQZ	OE high to high Z (11)	8	8	10	15	ns	max

Notes : 11. Parameters guaranteed, not tested, with output loading 5 pF. (see fig. 1.b.).


### Write Cycle 1. $\overline{W}$ Controlled. $\overline{OE}$ High During Write



### Write Cycle 2. $\overline{W}$ Controlled. $\overline{OE}$ Low




## Write Cycle 3. $\overline{CS}_1$ or $\overline{CS}_2$ Controlled.




**Note :** 12. The internal write time of the memory is defined by the overlap of  $\overline{CS}_1$  Low and CS<sub>2</sub> HIGH and  $\overline{W}$  LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in activated. The data input setup and hold timing should be referenced to the activated edge of the signal that terminates the write.  
Data out is high impedance if  $\overline{OE} = \text{VIH}$ .


### Read Cycle nb 1




### Read Cycle nb 2



### Read Cycle nb 3



## Ordering Information



## Military and Space Versions

The following table gives package/consumption/access time/process flow available combinations

Temp. range	Block/option	Consumption		Access Time (ns)					Std process process	Mil process process
		V	L	25	30	35	45	55		
M	C9	•	•	•	•	•	•	•	•	X
	DJ	X	X	X	X	X	X	X	X	X
	4J	X	X	X	X	X	X	X	X	X
	0	X	•	X	X	X	•	•	•	•
S	C9	•			•	•	•	•		•
	DJ	X			X	X	X	X		X
	4J	X			X	X	X	X		X
	0	X	•		X	X				•

• = product in production

X = call sales office for availability

*The information contained herein is subject to change without notice. No responsibility is assumed by TEMIC for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.*