

## 256K x 8 HIGH-SPEED CMOS STATIC RAM

**APRIL 2003** 

#### **FEATURES**

· High-speed access time:

IS61LV2568L: 8, 10 ns IS61LV2568LL: 12 ns

· Operating Current:

IS61LV2568L: 50mA (typ.) IS61LV2568LL: 30mA (typ.)

· Standby Current:

IS61LV2568L: 700μA (typ.) IS61LV2568LL: 400μA(typ.)

- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with \(\overline{CE}\) and \(\overline{OE}\) options
- CE power-down
- · TTL compatible inputs and outputs
- Single 3.3V power supply
- Packages available:
  - 36-pin 400-mil SOJ
  - 44-pin TSOP (Type II)
  - 36-ball mini BGA (6mm x 8mm)

#### DESCRIPTION


The ISSI IS61LV2568L/IS61LV2568LL is a very high-speed, low power, 262,144-word by 8-bit CMOS static RAM. The IS61LV2568L/IS61LV2568LL is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 36mW (max.) with CMOS input levels.

The S61LV2568L/IS61LV2568LL operates from a single 3.3V power supply and all inputs are TTL-compatible.

The S61LV2568L/IS61LV2568LL is available in 36-pin 400-mil SOJ, 44-pin TSOP (Type II), and 36-ball mini BGA (6mm x 8mm) packages.


## **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




## PIN CONFIGURATION 36-Pin SOJ



## 44-Pin TSOP (Type II)



## 36 Ball mini BGA (6mm x 8mm)



## PIN DESCRIPTIONS

A0-A17	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
VDD	Power
GND	Ground
NC	No Connection



## TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	V <sub>DD</sub> Current	
Not Selected (Power-down)	Х	Н	Χ	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	High-Z	Icc	
Read	Н	L	L	Dоит	Icc	
Write	L	L	X	DIN	Icc	

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VDD	Supply voltage with Respect to GND	-0.5 to +4.0	V	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> + 0.5	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Po	Power Dissipation	1.0	W	

#### Notes:

## **OPERATING RANGE**

Range	Ambient Temperature	VDD (8ns)	V <sub>DD</sub> (10 ns, 12 ns)
Commercial	0°C to +70°C	3.3V +10%,-5%	3.3V <u>+</u> 10%
Industrial	−40°C to +85°C	3.3V +10%,-5%	3.3V <u>+</u> 10%

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IoL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage(1)		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	<b>–</b> 1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vpp, Outputs Disabled	-1	1	μA

<sup>1.</sup> Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VIL(min) = -0.3V (DC); VIL(min) = -2.0V (pulse width - 2.0 ns).
 VIH(max) = VDD + 0.3V (DC); VIH(max) = VDD + 2.0V (pulse width - 2.0 ns).



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range) IS61LV2568L

Symbol	Parameter	Test Conditions			ns Max.	-10 Min.	ns Max.	Unit
Icc	VDD Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = Max.$	Com. Ind. typ. <sup>(2)</sup>	=	65 70 50	_ _ _	60 65 50	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CE} \ge V_{IH}, f = max$	Com. Ind.	_	30 35	_	25 30	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:decomposition} \begin{split} & \frac{\text{VDD} = \text{Max.},}{\text{CE}} \geq \text{VDD} - 0.2\text{V},\\ & \text{Vin} \geq \text{VDD} - 0.2\text{V}, \text{ or}\\ & \text{Vin} \leq 0.2\text{V}, \text{ f} = 0 \end{split}$	Com. Ind. typ. <sup>(2)</sup>	_ _ _	3 4 700	_ _ _	3 4 700	mA mA μA

#### Note:

- 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at V<sub>DD</sub>=3.3V, T<sub>A</sub>=25°C. Not 100% tested.

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range) IS61LV2568LL

				-12	ns	
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Unit
Icc	VDD Operating	VDD = Max., $\overline{CE}$ = VIL	Com.	_	40	mA
	Supply Current	IOUT = 0  mA, f = Max.	Ind.	_	45	
			typ. <sup>(2)</sup>	_	30	
			@ 15ns <sup>(3)</sup>	_	25	
ISB1	TTL Standby	V <sub>DD</sub> = Max.,	Com.	_	20	mA
	Current (TTL Inputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{CE} \ge V_{IH}, f = max$	Ind.	_	25	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	750	μА
	Current	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	900	·
	(CMOS Inputs)	$\begin{aligned} &V_{\text{IN}} \geq V_{\text{DD}} - 0.2V, \text{ or} \\ &V_{\text{IN}} \leq \ 0.2V,  f = 0 \end{aligned}$	typ. <sup>(2)</sup>	_	400	

#### Note:

- 1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at VDD=3.3V, TA=25°C. Not 100% tested.
- 3. For 15ns speed (taa), Icc is measured at VDD=3.3V, Ta=25°C. Not 100% tested.

## CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
CI/O	Input/Output Capacitance	Vout = 0V	8	pF


- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .




## **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

## **AC TEST LOADS**





 $319 \Omega$ 

Figure 1 Figure 2



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range) IS61LV2568L

		- 8	ns	-10	ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	ns
<b>t</b> AA	Address Access Time	_	8	_	10	ns
<b>t</b> oha	Output Hold Time	2.5	_	2.5	_	ns
tace	CE Access Time	_	8	_	10	ns
tDOE	OE Access Time	_	3.5	_	4	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	3.5	0	4	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3.5	_	3	_	ns
tHZCE <sup>(2)</sup>	CE to High-Z Output	0	3.5	0	4	ns

#### Notes:

# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range) IS61LV2568LL

		- 12	2 ns		
Symbol	Parameter	Min.	Max	Unit	
trc	Read Cycle Time	12	_	ns	
<b>t</b> AA	Address Access Time	_	12	ns	
<b>t</b> oha	Output Hold Time	3	_	ns	
<b>t</b> ACE	CE Access Time	_	12	ns	
<b>t</b> DOE	OE Access Time	_	5	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	ns	
thzoe(2)	OE to High-Z Output	0	5	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	ns	
thzce(2)	CE to High-Z Output	0	5	ns	

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.


<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.




## **AC WAVEFORMS**

## **READ CYCLE NO. 1**(1,2) (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## **READ CYCLE NO. 2**(1,3) ( $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transitions.



# WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range) IS61LV2568L

		- 8	- 8 ns		ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	7	_	8	_	ns
taw	Address Setup Time to Write End	7	_	8	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWE1	WE Pulse Width (OE = HIGH)	6	_	7	_	ns
tPWE2	WE Pulse Width (OE = LOW)	6.5	_	8	_	ns
tsd	Data Setup to Write End	4	_	5	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	3	_	4	ns
tlzwe(3)	WE HIGH to Low-Z Output	0		0	_	ns

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

<sup>3.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



# WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range) IS61LV2568LL


	- 12ns			
Symbol	Parameter	Min.	Max	Unit
twc	Write Cycle Time	12	_	ns
tsce	CE to Write End	8	_	ns
taw	Address Setup Time to Write End	8	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	8	_	ns
tpwe2	WE Pulse Width (OE = LOW)	10	_	ns
tsd	Data Setup to Write End	6	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	5	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	0	_	ns

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

## **AC WAVEFORMS**

## WRITE CYCLE NO. $1^{(1,2)}$ ( $\overline{CE}$ Controlled, $\overline{OE}$ = HIGH or LOW)




### Note:

1. The internal Write time is defined by the overlap of  $\overline{\text{CE}} = \text{LOW}$  and  $\overline{\text{WE}} = \text{LOW}$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.



### **AC WAVEFORMS**


WRITE CYCLE NO.  $2^{(1)}$  (WE Controlled,  $\overline{OE}$  = HIGH during Write Cycle)



#### Note:

1. The internal Write time is defined by the overlap of  $\overline{\text{CE}}$  = LOW and  $\overline{\text{WE}}$  = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

## WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



#### Note:

1. The internal Write time is defined by the overlap of  $\overline{CE}$  = LOW and  $\overline{WE}$  = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.



## **ORDERING INFORMATION**

## IS61LV2568L

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IS61LV2568L-8B	mini BGA (6mm x 8mm)
	IS61LV2568L-8K	400-mil SOJ
	IS61LV2568L-8T	TSOP (Type II)
10	IS61LV2568L-10T	TSOP (Type II)

## IS61LV2568L

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS61LV2568L-8BI IS61LV2568L-8KI IS61LV2568L-8TI	mini BGA (6mm x 8mm) 400-mil SOJ TSOP (Type II)
10	IS61LV2568L-10BI IS61LV2568L-10KI IS61LV2568L-10TI	mini BGA (6mm x 8mm) 400-mil SOJ TSOP (Type II)

## IS61LV2568LL

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
12	IS61LV2568LL-12T	TSOP (Type II)

## IS61LV2568LL

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS61LV2568LL-12BI	mini BGA (6mm x 8mm)
	IS61LV2568LL-12KI	400-mil SOJ
	IS61LV2568LL-12TI	TSOP (Type II)