EW **I** FIFO

FIFO

4K x 9, 8K x 9 FIFO

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- · High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- · Asynchronous and simultaneous READ and WRITE
- · Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- · Fully expandable by width and depth
- Pin- and function-compatible with other standard FIFOs

OPTIONS MARKING • Timing 15ns access time 20ns access time 25ns access time 35ns access time -25 35ns access time -15 -20 -25 -25 -35

Packages
 Plastic DIP (300 mil)
 None
 PLCC
 EI

NOTE: Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

 Density 	
4K x 9	MT52C4K9A1
8K x 9	MT52C8K9B2

 Temperature Industrial (-40°C to +85°C)
 Automotive (-40°C to +125°C)
 AT

• Part Number Example: MT52C4K9A1EI-20

GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.


Micron FIFOs are written and read in a first-in-first-out sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to, and read from, the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half

PIN ASSIGNMENT (Top View)

28-Pin DIP (SA-4)

w [1	28 ∏ Vcc
D9 [2	27 🖔 D5
D4 [3	26 🛭 D6
D3 [4	25 🛭 D7
D2 [5	24 D8
D1 [6	23 FLART
XI [7	22 RS
FF [8	21 EF
Q1 [9	20 XO/HF
Q2 [10	19 Q8
Q3 [11	18 . Q7
Q4 [12	17 CQ6
Q9 [16 Q5
Vss [14	15 R


32-Pin PLCC (SC-1)



full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO may be expanded by cascading multiple devices.

FUNCTIONAL BLOCK DIAGRAM



MT52C4K9A1/8K9B2 4K x 9, 8K x 9 FIFO

PIN DESCRIPTIONS

LCC PIN	DIP PIN		T	
NUMBERS	NUMBERS	SYMBOL	TYPE	DESCRIPTION
25	22	ĀS	Input	Reset: Taking RS LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	W	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	R	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	प्रा	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to $\overline{\text{XO}}$ of the previous device in the daisy chain.
26	23	FL/RT	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. FL if low, will enable the device as the first to be loaded (enables read and write pointers). FL should be tied low for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain.
				Retransmit: Acts as retransmit signal in STAND ALONE mode. RT is used to enable the RETRANSMIT cycle. When taken LOW, RT resets the read pointer to the first data location; the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	ĒĒ	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	FF	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	XO/HF	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPAN-SION mode. \overline{XO} will pulse LOW on the last physical WRITE or the last physical READ. \overline{XO} should be connected to \overline{XI} of the next FIFO in the daisy chain.
				Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. HF goes LOW when the FIFO becomes more than Half Full; will stay LOW until the FIFO becomes Half Full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C4K9A1 and MT52C8K9B2 use dual port SRAM memory cell arrays with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, the XO/HF pin will be shown as (XO)/HF when discussing the half-full flags.

RESET

After Vcc is stable, reset (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is LOW. If \overline{XI} is tied to $\overline{XO}/(\overline{HF})$ of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of W and data on the D1-D9 pins is latched on the rising edge. If the location to be written is the final empty location in the FIFO, the FF will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode, $(\overline{XO})/\overline{HF}$ is asserted when the halffull-plus-one location (4,096/2 + 1 in the MT52C4K9A1, 8,192/2 + 1 in the MT52C8K9B2) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause EF to go HIGH after the rising edge of W. When operating in the DEPTH EXPAN-SION mode, the last location write to a FIFO will cause \overline{XO} HF to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO


Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and the FIFO is not empty $(\overline{EF}$ is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) ^tRLZ after the falling edge of \overline{R} . Valid data will appear ^tA after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full $(\overline{FF}LOW)$ and a READ is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the EXPANDED mode, the last location read to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C4K9A1 allows the receiving device to request that the data read earlier from the FIFO be repeated, when less than 4,096 writes have been performed between resets (less than 8,192 writes in the MT52C8K9B2). When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO tRTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READs are initiated from the rising edge of \overline{W} and access time is measured from the rising edge of \overline{EF} .



NOTE: MT52C8K9B2 may be used in place of MT52C4K9A1 in this application

* FIRST DEVICE LOADED

Figure 1 DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded in increments of 9 bits, using either the STAND ALONE or groups of EXPANDED DEPTH mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines $(\overline{W}, \overline{R},$ etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

DEPTH EXPANSION

Multiple devices may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth: \overline{XI} , $\overline{XO}/(\overline{HF})$ and $\overline{FL}/(\overline{RT})$. Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the $\overline{XO}/(\overline{HF})$ pin of each device to the \overline{XI} pin of the next device in the chain. The first device to be loaded will have its $\overline{FL}/(\overline{RT})$ pin grounded. The remaining devices in the chain will have $\overline{FL}/(\overline{RT})$ tied HIGH. During RESET cycle, $\overline{XO}/(\overline{HF})$ of each device is held HIGH, disabling reads and writes to all FIFOs

except the first load device. When the last physical location of the first device is written, the $\overline{\text{XO}}/(\overline{\text{HF}})$ pin will pulse LOW on the falling edge of $\overline{\text{W}}$. This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first device. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the \overline{FF} pins. On the last physical READ of the first device, its $\overline{XO}/(\overline{HF})$ will pulse again. On the falling edge of \overline{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the \overline{EF} pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

TRUTH TABLE 1

SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

		INPUTS		INTERNA	L STATUS			
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	Х	Х
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	Х	Х

					. , ,			
NOTE: 1. Point	er will incren	ment if flag	j is HIGH.					
TRUTH TABL		OMPOL INPUTS	JND-EXF	PANSION MODE			OUTPUTS	
DEPTH-EXPA			JND-EXF		L STATUS Write Pointer	EF	OUTPUTS	FF
DEPTH-EXPA	NSION/C	INPUTS		INTERNA	L STATUS	EF 0	OUTPUTS	FF 1
DEPTH-EXPA MODE RESET	RS 0	INPUTS FL	XI	INTERNA Read Pointer	L STATUS Write Pointer		OUTPUTS	FF 1

NOTE:

- 1. XI is connected to \overline{XO} of previous device.
- 2. RS = Reset Input; FL/RT/DIR = First Load/Retransmit; EF = Empty Flag Output; FF = Full Flag Output; XI = Expansion Input; HF = Half-Full Flag Output.

ABSOLUTE MAXIMUM RATINGS* Voltage on Vcc Supply Relative to Vss-0.5V to +7V Operating Temperature TA (ambient)0°C to 70°C Storage Temperature (Plastic)-55°C to +150°C Power Dissipation1W Short Circuit Output Current50mA

Voltage on any pin relative to Vss-1V to Vcc +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	٧	1, 2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

<u> </u>					AX			
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	W, R ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/ ^t RC Outputs Open	lcc	150	140	130	120	mA	3
Power Supply Current: Standby	W, R ≥ Viн; Vcc = MAX f = MAX = 1/ tRC Outputs Open	Is _B 1	15	15	15	15	mA	
	\overline{W} , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $Vin \le Vss$ +0.2 or $Vin \ge Vcc$ -0.2; $f = 0$	Isa2	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ VIN ≤ VCC	IL:	-10	10	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-10	10	μА	
Output High Voltage	Iон = -2.0mA	Voн	2.4		٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

AC CHARACTERISTICS		-1	15	-:	20	-2	?5	-:	35		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	Fs		40		33.3		28.5		22.2	MHz	
Access time	^t A		15		20	i	25		35	ns	
READ cycle time	¹RC	25		30		35		45		ns	
READ recovery time	†RR	10	- -	10		10		10		ns	
READ pulse width	^t RPW	15		20		25		35		ns	6
READ LOW to Low-Z	†RLZ	3		3		3		3		ns	
READ HIGH to High-Z	†RHZ		15		15		18		20	ns	
Data hold from R HIGH	tOH	5		5		5		5		ns	
WRITE cycle time	tWC	25		30		35		45		ns	
WRITE pulse width	tWPW	15	-	20		25		35		ns	6
WRITE recovery time	tWR	10		10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5		ns	5
Data setup time	†DS	10		12		15		18	-	ns	
Data hold time	tDH	0		0	_	0		0		ns	
RESET cycle time	†RSC	25		30		35		45	·	ns	
RESET pulse width	^t RSP	15		20		25		35		ns	6
RESET recovery time	tRSR	10		10		10		10		ns	
READ HIGH to Reset HIGH	^t RRS	15		20		25		35		ns	
WRITE HIGH to Reset HIGH	tWRS	15		20		25		35		ns	
RETRANSMIT cycle time	tRTC	25	,	30		35		45		ns	
RETRANSMIT pulse width	¹RT	15		20		25		35	-	ns	
RETRANSMIT recovery time	^t RTR	10		10		10		12		ns	
RETRANSMIT setup time	^t RTS	15		20		25	i	35		ns	
RESET to AEF, EF LOW	tEFL term		25		30		35		45	ns	
RESET to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35	-	45	ns	
READ LOW to EF LOW	†REF		20		20		25		30	ns	
READ HIGH to FF HIGH	†RFF		20		20		25		30	ns	
WRITE LOW to FF LOW	¹WFF		20		20		25		30	ns	
WRITE HIGH to EF HIGH	tWEF		20		20		25		30	ns	
WRITE LOW to HF LOW	^t WHF		25		30		35		45	ns	
READ HIGH to HF HIGH	†RHF		25	_	30		35		45	ns	
READ HIGH after EF HIGH	†RPE	15		20		25		35		ns	5
WRITE HIGH after FF HIGH	tWPF	15		20	-	25		35		ns	5
READ/WRITE to XO LOW	†XOL		15		20		25		35	ns	
READ/WRITE to XO HIGH	tXOH		15		20		25		35	ns	
XI pulse width	¹XIP	15		20		25		35		ns	
XI setup time	tXIS	10		12		15		15	-	ns	
XI recovery time	tXIR	10		10	_	10		10		ns	

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width $< {}^{t}RC/2$.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Data flow-through mode only.
- 6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Fig. 2 OUTPUT LOAD EQUIVALENT


RESET




ASYNCHRONOUS READ AND WRITE




EMPTY FLAG



FULL FLAG




HALF-FULL FLAG




NEW FIFO

EXPANSION MODE (XO)




NOTE: \overline{XO} of the Device 1 is connected to \overline{XI} of Device 2.


EXPANSION MODE (\overline{XI})



RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH

