

January 1996

## DESCRIPTION


This custom integrated circuit incorporates a pulse equalizer of variable equalization and variable bandwidth with a transfer function of a 2 zero/7 pole linear phase filter, as well as variable gain stages controlled by DACs. Equalization, gain and bandwidth changes are user-programmable via three serial lines to a microprocessor. The equalizer is totally contained and calibrating. It is realized in a high speed fully differential mode. A seven pole linear phase equiripple  $\pm 0.05$  degree filter forms the low-pass function. The cutoff frequency of the low-pass section is programmed via a 7-bit serial shift register and can be programmed from 7 to 27 MHz. Pulse slimming equalization uses two programmable magnitude, opposite sign zeroes on the real axis. Pulse slimming boost is from 0 to 9.5 dB at the filter cutoff frequency using a 7 bit serial shift register. Gain can be programmed from 10 V/V to 100 V/V for normal outputs and from 10 V/V to 50 V/V for differentiated outputs.

## FEATURES

- Programmable filter cutoff frequency (7 MHz  $\leq f_c \leq 27$  MHz) with no external components
- $\pm 10\%$  cutoff frequency accuracy
- Programmable pulse slimming equalization (0 to 9.5 dB boost at the filter cutoff frequency)
- Matched delay normal and differentiated low-pass outputs
- Differential filter inputs and outputs
- Device idle mode (45 mW nom.)
- +5V only operation
- Supports constant density recording
- Input stage gain control with DAC
- Relative gain between normal and differentiated outputs controlled with serial port

5

## BLOCK DIAGRAM



## PIN DIAGRAM

|          |    |    |      |
|----------|----|----|------|
| EXT CAP+ | 1  | 20 | VCA  |
| EXT CAP- | 2  | 19 | VIN+ |
|          | 3  | 18 | VIN- |
| VO NORM- | 4  | 17 | AGND |
| VO NORM+ | 5  | 16 | VAP  |
| VBP      | 6  | 15 | SCLK |
| VO DIFF+ | 7  | 14 | VCD  |
| VO DIFF- | 8  | 13 | SDEN |
| VFP      | 9  | 12 | SDI  |
| RX       | 10 | 11 | DGND |

20-lead SOL

01/08/96 - rev.

5A-39

8253965 0014622 22T

CAUTION: Use handling procedures necessary for a static sensitive component.

# SSI 32F8144

## Programmable Electronic Filter

### FUNCTIONAL DESCRIPTION

The SSI 32F8144, a high performance programmable electronic filter, provides a low pass equiripple type seven pole filter with matched normal and differentiated outputs with variable gain using DACs.

The SSI 32F8144 has seven control registers: A, B, S1, S2, F1, F2 and P registers. Register A contains four bits, B is three bits, and P is one bit. S1, S2, F1, and F2 contain seven bits. Register A controls the gain of the input stage and register B controls the gain between the normal and differentiated outputs. Since the F, S registers contain 7 bits, they require two data packets which must be loaded sequentially. S1-2 registers are for high frequency boost. F1-2 registers are for cutoff frequency control. The P register is for power down command. The structure and command of each register are described as follows.

Data is loaded serially with MSB first. Each data packet contains 8 bits. The first four bits (D7 - D4) are designated as address bits with D7 always a "don't care." The last four bits (D3 - D0) are the data bits (see Table 1).

The registers are loaded by using the serial port through the SDI,  $\overline{\text{SDEN}}$  and SCLK pins. The SDI pin is the serial bit input. The  $\overline{\text{SDEN}}$  pin is the control register enable. The SCLK is the control register clock. The packet is transmitted MSB (D7) first.

### GAIN PROGRAMMING

The input gain stage is programmed with register A (Register 4, R4). The A\_Code programs this gain as follows:

$$A_v(V/V) = 10 \cdot \frac{A\_Code}{15}$$
$$1 \leq A\_Code \leq 15$$

This input gain stage is DC coupled to the filter core through DC restore circuitry. A large capacitor (1  $\mu\text{F}$ ) is placed between pins EXT\_CAP+ and EXT\_CAP- to null the input offset to the filter. Register B (Register 5, R5) controls the relative gain between the normal and differentiated outputs. There are three discrete options which are listed as follows:

$$AN/AD = 1.0 \quad B\_Code = 3 \quad (B2 = 0, B1 = 1, B0 = 1)$$

$$1 \leq A\_Code \leq 7$$

$$AN/AD = 1.5 \quad B\_Code = 5 \quad (B2 = 1, B1 = 0, B0 = 1)$$

$$1 \leq A\_Code \leq 11$$

$$AN/AD = 2.0 \quad B\_Code = 6 \quad (B2 = 1, B1 = 1, B0 = 0)$$

$$1 \leq A\_Code \leq 15 \quad (B3 \text{ is a "don't care"})$$

### CUTOFF FREQUENCY PROGRAMMING

The filter cutoff frequency can be set from 7 to 27 MHz. The 7-bit F\_Code programs the cutoff frequency as follows:

$$f_c(\text{MHz}) = 27 \cdot \frac{F\_Code}{127} \quad 33 \leq F\_Code \leq 127$$

### SLIMMER HIGH FREQUENCY BOOST PROGRAMMING


The amplitude of the input signal at frequencies near the cutoff frequency can be increased using this feature. By controlling the DACS output, the boost can be determined. The amount of boost at the cutoff frequency is related to the DACS output by the following formula: BOOST (dB) =  $20 \cdot \log [0.01563(S\_Code) + 1]$ .

The 7-bit S\_Code is loaded into S1 and S2 registers (registers 0 and 1 - R0, R1).

### POWER-DOWN CONTROL

The D0 bit of the P register (register 7, R7) determines the power up/down state of the SSI 32F8144. Upon initial power up, the D0 bit of the P register should be initialized to "1" for normal operation. D3 - D1 are "don't care."

By programming D0 to "0," the SSI 32F8144 is switched into a power-down state, dissipating minimum idle power. The filter is switched off. The serial port remains active awaiting the next command.



**FIGURE 1: Serial Port Timing Relationship**

**5**

**TABLE 1: Control Register Assignment**

| ADDRESS BITS |    |    |    |    | USAGE       | DATA BITS |    |    |    |
|--------------|----|----|----|----|-------------|-----------|----|----|----|
|              | D7 | D6 | D5 | D4 |             | D3        | D2 | D1 | D0 |
| R0           | X  | 0  | 0  | 0  | S1 REGISTER | X         | S6 | S5 | S4 |
| R1           | X  | 0  | 0  | 1  | S2 REGISTER | S3        | S2 | S1 | S0 |
| R2           | X  | 0  | 1  | 0  | F1 REGISTER | X         | F6 | F5 | F4 |
| R3           | X  | 0  | 1  | 1  | F2 REGISTER | F3        | F2 | F1 | F0 |
| R4           | X  | 1  | 0  | 0  | A REGISTER  | A3        | A2 | A1 | A0 |
| R5           | X  | 1  | 0  | 1  | B REGISTER  | X         | B2 | B1 | B0 |
| R7           | X  | 1  | 1  | 1  | P REGISTER  | X         | X  | X  | P0 |

X = Don't Care

S = Boost (Slimming) Control

F = Frequency (Bandwidth) Control

A = Gain Setting (0-10)

B = Gain of VO\_DIFF relative to the gain of VO\_NORM

P = Sleep Mode Control (P0 = 1, On Mode; P0 = 0, Sleep Mode)

SDI is the serial data input for an 8-bit control shift register. The data packet is transmitted Most Significant Bit (D7) first. The first four bits are the register address, the last four are the data bits. Registers larger than four bits must be loaded with two 8-bit data packets. These packets should be loaded sequentially.

# SSI 32F8144

## Programmable

### Electronic Filter

#### PIN DESCRIPTION

| NAME                  | DESCRIPTION  |
|-----------------------|--|
| VIN+, VIN-            | DIFFERENTIAL SIGNAL INPUTS   |
| VO_NORM+,<br>VO_NORM- | DIFFERENTIAL NORMAL OUTPUTS  |
| VO_DIFF+,<br>VO_DIFF- | DIFFERENTIAL DIFFERENTIATED OUTPUTS  |
| SDEN                  | CONTROL REGISTER ENABLE. A logic LOW level allows CONTROL REGISTER CLOCK to clock data into the control register via the CONTROL REGISTER DATA input. A logic HIGH level latches the register data and issues the information to the appropriate circuitry. This is a TTL input. |
| SCLK                  | CONTROL REGISTER CLOCK. Positive edge triggered clock input for serial register. This is a TTL input.  |
| SDI                   | CONTROL REGISTER DATA. This is a TTL input (see Figure 1).   |
| RX                    | CURRENT SET RESISTOR. This external resistor to ground provides a reference current. ( $R_X = 5\text{ k}\Omega \pm 1\%$ ) A 1000 pF capacitor must be connected in parallel with $R_X$ .   |
| VCA                   | ANALOG +5V SUPPLY.   |
| VCD                   | DIGITAL +5V SUPPLY.  |
| AGND                  | ANALOG GROUND.   |
| DGND                  | DIGITAL GROUND.  |
| VAP                   | ANALOG TO DIGITAL TEST VOLTAGE. This is an analog voltage that is proportional to the setting on the digital output on the A/D convertor. This is a test pin related to the variable gain.   |
| VBP                   | BOOST PROGRAMMING VOLTAGE. A voltage that is related to the boost. A test pin.   |
| VFP                   | CUTOFF FREQUENCY PROGRAMMING VOLTAGE. A voltage that is related to the cutoff frequency. A test pin.   |
| EXT CAP+<br>EXT CAP-  | EXTERNAL CAPACITOR. These pins are available for an external capacitor which is used in a feedback network to null the input offset. $C_{EXT} \geq 0.47\text{ }\mu\text{F}$ , 1.0 $\mu\text{F}$ nominal.   |
| LZ                    | LOW IMPEDANCE. This is a control signal which causes the input impedance of the filter to be low when this pin is low. The impedance is high if the pin is open or in the high state. This is a TTL input.   |

# SSI 32F8144

## Programmable

## Electronic Filter

### ELECTRICAL SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS

Operation above maximum ratings may damage the device.

| PARAMETER  | RATINGS       |
|--|---------------|
| Storage Temperature  | -65 to +150°C |
| Junction Operating Temperature, T <sub>j</sub>                             | +130°C        |
| Supply Voltage, VCC  | -0.5 to 7V    |
| Voltage Applied to Inputs*   | -0.5 to VCCV  |
| Maximum Power Dissipation, f <sub>c</sub> = 27 MHz, V <sub>cc</sub> = 5.5V | .55W          |
| T1 Lead Temperature (1/16" from case for 10 seconds)                       | 260°C         |

\* Analog input signals of this magnitude shall not cause any change or degradation in filter performance after signal has returned to normal operating range.

#### RECOMMENDED OPERATING CONDITIONS

|                                     |                            |
|-------------------------------------|----------------------------|
| Supply voltage, VCC                 | 4.50 < VCC < 5.50 V        |
| Ambient Temperature                 | 0 < T <sub>a</sub> < 70°C  |
| T <sub>j</sub> Junction Temperature | 0 < T <sub>j</sub> < 130°C |

#### ELECTRICAL CHARACTERISTICS

Unless otherwise specified recommended operating conditions apply.

| PARAMETER                                   | CONDITION              | MIN | NOM | MAX  | UNIT |
|---|------------------------|-----|-----|------|------|
| Idle Mode Current                           | P0 = "0"               |     | 11  | 15   | mA   |
| Supply Current                              | V <sub>cc</sub> = 5.5V |     | 85  | 100  | mA   |
| PD Power Dissipation                        | P0 = "0"               |     | 45  | 71.5 | mW   |
|   | P0 = "1"               |     | 400 | 550  | mW   |
| Idle to Active Mode Recovery Time           |                        |     |     | 50   | μs   |
| Serial port program to output response time |                        |     |     | 50   | μs   |
| <b>DC Characteristics</b>                   |                        |     |     |      |      |
| V <sub>IH</sub> High Level Input Voltage    | TTL input              | 2.0 |     |      | V    |
| V <sub>IL</sub> Low Level Input Voltage     |                        |     |     | 0.8  | V    |
| I <sub>IH</sub> High Level Input Current    | V <sub>IH</sub> = 2.7V |     |     | 20   | μA   |
| I <sub>IL</sub> Low Level Input Current     | V <sub>IL</sub> = 0.4V |     |     | -1.5 | mA   |
| <b>Filter Characteristics</b>               |                        |     |     |      |      |
| f <sub>c</sub> Filter Cutoff Frequency      | 33 ≤ F_Code ≤ 127      | 7   |     | 27   | MHz  |

5A-43

8253965 0014626 975

# SSI 32F8144

## Programmable Electronic Filter

### ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified recommended operating conditions apply.

| PARAMETER  | CONDITION  | MIN        | NOM | MAX        | UNIT       |
|--|--|------------|-----|------------|------------|
| FCA Filter <i>fc</i> Accuracy  | Over full <i>fc</i> range,<br>$33 \leq F\_Code \leq 127$ | -10        |     | 10         | %          |
| AO VO_NORM Diff Gain (Note)  | $F = 0.67 f_c$   | 10         |     | 100        | V/V        |
| AD VO_DIFF Diff Gain (Note)  | $F = 0.67 f_c$ , set with serial port                    | 10         |     | 50         | V/V        |
| VO_NORM Gain Tolerance   | $A_o = 100$  | -15        |     | 15         | %          |
| VO_DIFF Gain Tolerance   | $A_d = 50$   | -15        |     | 15         | %          |
| FB Frequency Boost at <i>fc</i>  | $FB(dB) = 20 \log [0.01563 (S\_Code) + 1]$               | 0          |     | 9.5        | dB         |
| FBA Frequency Boost Accuracy   | 0 to 9.5 dB  | -1.25      |     | +1.25      | dB         |
| TGD0 Group Delay Variation<br>Without Boost<br>gdm = group delay magnitude   | $0.2 f_c - f_c$  | -2%<br>gdm |     | +2%<br>gdm | ns         |
|  | $f_c - 1.75 f_c$   | -3%<br>gdm |     | +3%<br>gdm | ns         |
| TGDB Group Delay Variation<br>With Boost   | $0.2 f_c - f_c$  | -2%<br>gdm |     | +2%<br>gdm | ns         |
|  | $f_c - 1.75 f_c$   | -3%<br>gdm |     | +3%<br>gdm | ns         |
| VOF Filter Output Dynamic Range  | $Vo\_NORM, THD = 1.5\%$                                  | 1          |     |            | Vp-p       |
|  | $Vo\_DIFF, THD = 2.0\%$                                  | 1          |     |            | Vp-p       |
|  | $Vo\_NORM, THD = 2.0\%$                                  | 1.5        |     |            | Vp-p       |
|  | $Vo\_DIFF, THD = 3.0\%$                                  | 1.5        |     |            | Vp-p       |
| RIN Filter Diff Input Resistance   |  | 3.0        | 3.5 | 4.0        | k $\Omega$ |
| CIN Filter Input Capacitance   |  |            |     | 7          | pF         |
| EOUT Output Noise Voltage<br>(VO_NORM)   | BW = 100 MHz, 0 dB Boost<br>50 $\Omega$ input            |            | 2.5 | 4.0        | mV rms     |
|  | $f_c = 27$ MHz 9.5 dB Boost                              |            | 3.7 | 10         | mV rms     |
| EOUT Output Noise Voltage<br>(VO_DIFF)   | BW = 100 MHz, 0 dB Boost<br>50 $\Omega$ input            |            | 4.4 | 6          | mV rms     |
|  | $f_c = 27$ MHz 9.5 dB Boost                              |            | 7.8 | 14         | mV rms     |
| IO- Filter Output Sink Current   |  | 1.0        |     |            | mA         |
| IO+ Filter Output Source Current   |  | 3.0        |     |            | mA         |
| RO Filter Output Resistance<br>(Single ended)  | $IO+ = 1$ mA   |            | 30  | 50         | $\Omega$   |
| SCLK Period, TC  |  | 100        |     |            | ns         |
| SDEN Set-up WRT SCLK Rising Edge   |  | 10         |     | 25         | ns         |
| SDEN Hold WRT SCLK Rising Edge   |  | 5          |     | TC/2-10    | ns         |
| <b>Note:</b> The overall gain of VO_DIFF with respect to VIN is 10 to 50 V/V. Additionally, the gain of VO_NORM with respect to VO_DIFF will be adjustable and have gain values of 1.0, 1.5 and 2.0. |  |            |     |            |            |

5A-44

8253965 0014627 801

# SSI 32F8144

## Programmable

### Electronic Filter

#### ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified recommended operating conditions apply.

| PARAMETER   | CONDITION                                      | MIN  | NOM  | MAX  | UNIT |
|---|--|------|------|------|------|
| SDEN Rises Prior to SCLK Falls                                  |  | 15   |      |      | ns   |
| SDI Set-up WRT SCLK Rising Edge                                 |  | 15   |      |      | ns   |
| SDI Hold WRT SCLK Rising Edge                                   |  | 15   |      |      | ns   |
| Power Supply Rejection Ratio                                    | 100 mVp-p in VCA, VCD from 100 kHz to 10 MHz   | 45   | 70   |      | dB   |
| Common Mode Rejection Ratio                                     | VIN = 0 VDC + 100 mVp-p from 100 kHz to 10 MHz | 40   | 65   |      | dB   |
| DC Bias: VO_NORM+, VO_NORM-<br>VO_DIFF+, VO_DIFF-<br>Vin+, Vin- | VCC = 5V, single ended                         | 2.05 | 2.55 | 3.05 | V    |
|   |  | 2.5  | 3.0  | 3.5  | V    |
| Delay mismatch normal and differentiated outputs                |  |      |      | 1    | ns   |

**TABLE 2: Calculations**

Typical change in  $f$ -3 dB point with boost

| Boost (dB) | Gain@ $f_c$ (dB) | Gain@ peak (dB) | $f_{peak}/f_c$ | $f$ -3dB/ $f_c$ | K    |
|------------|------------------|-----------------|----------------|-----------------|------|
| 0          | -3               | 0.00            | no peak        | 1.00            | 0    |
| 1          | -2               | 0.00            | no peak        | 1.21            | 0.16 |
| 2          | -1               | 0.00            | no peak        | 1.51            | 0.34 |
| 3          | 0                | 0.15            | 0.70           | 1.80            | 0.54 |
| 4          | 1                | 0.99            | 1.05           | 2.04            | 0.77 |
| 5          | 2                | 2.15            | 1.23           | 2.20            | 1.03 |
| 6          | 3                | 3.41            | 1.33           | 2.33            | 1.31 |
| 7          | 4                | 4.68            | 1.38           | 2.43            | 1.63 |
| 8          | 5                | 5.94            | 1.43           | 2.51            | 1.97 |
| 9          | 6                | 7.18            | 1.46           | 2.59            | 2.40 |
| 10         | 7                | 8.40            | 1.48           | 2.66            | 2.85 |

Notes: 1.  $f_c$  is the original programmed cutoff frequency with no boost

2.  $f$ -3 dB is the new -3 dB value with boost implemented

3.  $f_{peak}$  is the frequency where the amplitude reaches its maximum value with boost implemented

e.g.,  $f_c = 9$  MHz when boost = 0 dB

if boost is programmed to 5 dB then  $f$ -3 dB = 19.8 MHz

$f_{peak} = 11.07$  MHz

5A-45

8253965 0014628 748

# SSI 32F8144

## Programmable

## Electronic Filter




FIGURE 2: 32F8144 Normalized Block Diagram

### PACKAGE PIN DESIGNATIONS

(Top View)

THERMAL CHARACTERISTICS:  $\theta_{ja}$

|             |         |
|-------------|---------|
| 20-lead SOL | 95°C/W  |
| 20-Lead SOV | 125°C/W |

CAUTION: Use handling procedures necessary for a static sensitive component.

|                 |    |    |                   |
|-----------------|----|----|-------------------|
| EXT CAP+        | 1  | 20 | VCA               |
| EXT CAP-        | 2  | 19 | VIN+              |
| $\overline{LZ}$ | 3  | 18 | VIN-              |
| VO NORM-        | 4  | 17 | AGND              |
| VO NORM+        | 5  | 16 | VAP               |
| VBP             | 6  | 15 | SCLK              |
| VO DIFF+        | 7  | 14 | VCD               |
| VO DIFF-        | 8  | 13 | $\overline{SDEN}$ |
| VFP             | 9  | 12 | SDI               |
| RX              | 10 | 11 | DGND              |

20-lead SOL, SOV

### ORDERING INFORMATION

| PART DESCRIPTION                  | ORDERING NUMBER | PACKAGE MARK |
|-----------------------------------|-----------------|--------------|
| SSI 32F8144 20-Lead SOL (300 mil) | 32F8144 - CL    | 32F8144 - CL |
| SSI 32F8144 20-Lead SOV (220mil)  | 32F8144 - CV    | 32F8144 - CV |

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX (714) 573-6914

©1993 Silicon Systems, Inc.  
 Protected by the following patents: (5,182,477), (5,063,309)  
 Patent Pending: 710, 512

5A-46

01/08/96 - rev.

8253965 0014629 684