

**Military
Customer Specific Products**

FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305
- Single +5V supply
- 0.4", 24-pin DIP

FUNCTIONAL OPERATION

UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the \overline{UTC} and \overline{UOC} inputs. Data input to the UD bus is synchronous with MCLK, that is, with \overline{UTC} Low, information is written into the data latches only when MCLK is High. Output drivers on the UD bus are enabled when \overline{UOC} is Low and \overline{UTC} is High.

PRODUCT DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-compatible busses. Typically, the 8X371 is used with the 8X305 Microcontroller and its associated Interface Vector (IV) bus; however, it can also be used with an equivalent microprocessor. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches — bits 0 through 7. The latches are accessed from either of two 8-bit busses — the Microcontroller (IV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations, the user bus always has priority. A Master Enable (ME) input is available for additional control over the IV bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.

Table 1. Input/Output Control Of UD Bus

| \overline{UTC} | \overline{UOC} | MCLK | FUNCTION OF UD BUS |
|------------------|------------------|------|--------------------|
| H | L | X | Output data |
| L | X | H | Input data |
| L | X | L | Inactive |
| H | H | X | Inactive |


NOTE:

X = don't care

ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |
|-------------|------------|
| 24-Pin DIP | 8X371/BXA |

PIN CONFIGURATION



8-Bit Latched Bidirectional I/O Port

8X371




Figure 1. Logic Diagram for 8X371 I/O Port

LD056805

8-Bit Latched Bidirectional I/O Port

8X371

IV Bus Control

Input/output control of the IV bus is shown in Table 2; this bus is controlled by RC, WC, ME, and MCLK. The IV bus is enabled for output (Microcontroller read operation) when ME, RC, and WC are all low. Data is written into the data latches from the IV bus when ME is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the IV bus are inhibited when DTIC is low; under all other conditions, the IV and UD busses operate independently. The Microcontroller Left Bank (LB) and Right Bank (RB) outputs can control the ME inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts — 8X372, 8X376, 8X382, etc.) are to be connected to the same bank (LB or RB) of the Microcontroller, selection of each 8X371 must be accomplished with external logic to avoid bus conflicts.

Table 2. Input/Output Control Of IV Bus

| ME | RC | WC | MCLK | DTIC | FUNCTION OF IV BUS |
|----|----|----|------|------|--------------------|
| L | L | L | X | X | Output Data |
| L | X | H | H | H | Input Data |
| L | H | L | X | X | Inactive |
| L | X | H | X | L | Inactive |
| L | X | H | L | H | Inactive |
| H | X | X | X | X | Inactive |

Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corre-

sponds to a high level on the UD bus even though the IV bus is inverted.) The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|---------------------------|-------------|-----------------|
| V _{CC} | Power supply voltage | +7 | V _{DC} |
| V _I | Input voltage | +5.5 | V _{DC} |
| T _{STG} | Storage temperature range | -65 to +150 | °C |

DC ELECTRICAL CHARACTERISTICS 4.75V ≤ V_{CC} ≤ 5.25V, -55°C ≤ T_C ≤ +125°C

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------------|---|--|--------|-----|------|------|
| | | | Min | Typ | Max | |
| V _{CC} | Supply voltage | | 4.5 | 5 | 5.5 | V |
| V _{IH} | High level input voltage | | 2.0 | | | V |
| V _{IL} | Low level input voltage | | | | 0.8 | V |
| V _{IK} | Input clamp voltage | V _{CC} = MIN; I _I = -10mA | | | -1.5 | V |
| I _{IH} | High level input current ¹ | V _{CC} = MAX; V _{IH} = 2.7V | | | 100 | μA |
| I _{IL} | Low level input current ¹ | V _{CC} = MAX; V _{IL} = 0.5V | | | -550 | μA |
| V _{OL} | Low level output voltage | V _{CC} = MIN; I _{OL} = 16mA | | | 0.55 | V |
| | IV bus (IV0 - IV7), User bus (UD4 - UD7) | V _{CC} = MIN; I _{OL} = 24mA | | | 0.55 | V |
| V _{OH} | High level output voltage | V _{CC} = MIN; I _{OH} = -3.2mA | 2.4 | | | V |
| I _{OS} | Short circuit output current ² | V _{CC} = MAX | -20 | | | mA |
| | IV bus (IV0 - IV7), UD bus (UD4 - UD7) | V _{CC} = MAX | -10 | | | mA |
| I _{CC} | Supply current | V _{CC} = MAX; ME = DTIC = V _{CC} | | | 150 | mA |

8-Bit Latched Bidirectional I/O Port

8X371

AC ELECTRICAL CHARACTERISTICS $4.5V \leq V_{CC} \leq 5.5V$, $-55^{\circ}C \leq T_C \leq +125^{\circ}C$

| SYMBOL | PARAMETER | REFERENCES | | TEST CONDITIONS | LIMITS | | UNIT |
|-------------------------------|-------------------------------|-------------------|-------------------|---|--------|-------|------|
| | | From | To | | Min | Max | |
| Pulse Widths: | | | | | | | |
| T_{W1} | Clock high | \uparrow MCLK | \downarrow MCLK | | 30 | | ns |
| t_{W2} | User input control | \downarrow UTC | \uparrow UTC | MCLK = High | 35 | | ns |
| Propagation Delays: | | | | | | | |
| t_{PD1} | UD propagation delay | UD | IV | MCLK = High RC = WC = ME = UTC = Low | | 45 | ns |
| t_{PD2} | UD clock delay | \uparrow MCLK | IV | UD = stable; RC = WC = ME = UTC = Low | | 55 | ns |
| t_{PD3} | UD input delay | \downarrow UTC | IV | UD = Stable; MCLK = High RC = WC = ME = Low | | 55 | ns |
| t_{PD4} | IV data propagation delay | IV | UD | MCLK = WC = UTC = High; ME = UOC = RC = Low | | 45 | ns |
| t_{PD5} | IV data clock delay | \uparrow MCLK | UD | WC = UTC = High; IV = Stable ME = UOC = RC = Low | | 55 | ns |
| Output Enable Timing: | | | | | | | |
| t_{OE1} | UD output enable | \downarrow UOC | UD | UTC = High | | 45 | ns |
| t_{OE2} | UD input recovery | \uparrow UTC | UD | UOC = Low | | 45 | ns |
| t_{OE3} | IV data master enable | \downarrow ME | IV | WC = RC = Low | | 45 | ns |
| t_{OE4} | IV data read enable | \downarrow RC | IV | WC = ME = Low | | 45 | ns |
| t_{OE5} | IV data write recovery | \downarrow WC | IV | RC = ME = Low | | 45 | ns |
| Output Disable Timing: | | | | | | | |
| t_{OD1} | UD output disable | \uparrow UOC | UD | UTC = High | | 40 | ns |
| t_{OD2} | UD input override | \downarrow UTC | UD | UOC = Low | | 45 | ns |
| t_{OD3}^3 | IV data master disable | \uparrow ME | IV | WC = RC = Low | | 40 | ns |
| t_{OD4}^3 | IV data read disable | \uparrow RC | IV | WC = ME = Low | | 40 | ns |
| t_{OD5}^3 | IV data write override | \uparrow WC | IV | RC = ME = Low | | 40 | ns |
| Setup Time: | | | | | | | |
| t_{S1} | UD clock setup time | UD | \downarrow MCLK | UTC = Low | 15 | | ns |
| t_{S2} | UD setup time | UD | \uparrow UIC | MCLK = High | 25 | | ns |
| t_{S3} | User input control setup time | \downarrow UTC | \downarrow MCLK | | 25 | | ns |
| t_{S4} | IV data setup time | IV | \downarrow MCLK | WC = UTC = High; ME = Low | 15 | | ns |
| t_{S5}^4 | IV master enable setup time | \downarrow ME | \downarrow MCLK | WC = UTC = High | 20 | | ns |
| t_{S6} | IV write control setup time | \uparrow WC | \downarrow MCLK | ME = Low; UTC = High | 40 | | ns |
| Hold Times: | | | | | | | |
| t_{H1} | UD clock hold time | \downarrow MCLK | UD | UTC = Low | 20 | | ns |
| t_{H2} | UD control hold time | \uparrow UTC | UD | MCLK = High | 10 | | ns |
| t_{H3} | User input control hold time | \downarrow MCLK | \uparrow UIC | | 0 | | ns |
| t_{H4} | IV data hold time | \downarrow MCLK | IV | WC = UTC = High; ME = Low | 5 | 25°C | ns |
| | | | | | 20 | Temp. | ns |
| t_{H5}^4 | IV master enable hold time | \downarrow MCLK | \downarrow ME | WE = UTC = High | 0 | | ns |
| t_{H6} | IV write control hold time | \downarrow MCLK | \downarrow WC | ME = Low; UTC = High | 0 | | ns |

NOTES:

- The input current includes the 3-State leakage current of the output driver on the data lines.
- Only one output may be shorted at a time.
- These parameters are measured with a capacitive loading of 50pF and represent the output driver turn-off time.
- If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.

8-Bit Latched Bidirectional I/O Port

8X371





Figure 2. Timing Diagrams

8-Bit Latched Bidirectional I/O Port

8X371

AC TEST LOADING CIRCUITS



APPLICATIONS

In some applications, performance of a Microcontroller system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast IV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.

This technique is often used in bit slice microprocessor designs and involves widening the

program memory beyond the normal 16-bit requirement of the Microcontroller. The extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in which it is required for input/output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit

positions (D_{16} and D_{17}), permitting any one of four 8X371 ports to be enabled during those instructions. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the \overline{CB} output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the IV bus.

I/O PORT SELECTION USING EXTENDED MICROCODE

