

EMP Protection Units

PCM Data Lines to 2 MBit/s

Series/Type: B84320Z0010H034

Date: January 2004

© EPCOS AG 2004. Reproduction, publication and dissemination of this data sheet, enclosures hereto and the information contained therein without EPCOS' prior express consent is prohibited.

Purchase orders are subject to the General Conditions for the Supply of Products and Services of the Electrical and Electronics Industry recommended by the ZVEI (German Electrical and Electronic Manufacturers' Association), unless otherwise agreed.



EMP protection units

B84320Z0010H034

PCM data lines to 2 MBit/s

General

The EMP protection unit is sequenced, i.e. to use simultaneously the benefits of inert-gas-filled surge arresters (extremely high surge capability) and of varistors (fast response). They are isolated by a series inductor.

The arrester is housed in a plug-in socket, so it can be removed and tested without detaching the lines

Note on voltage figures:

The maximum voltage on the filter output depends primarily on the rise time until the arrester responds. For this reason the maximum voltage on the filter output is stated in the following table as a function of the rising edge dv/dt of the pulse.

Technical data

Rated voltage	V_R	10	V	
Rated frequency	f _R	0 2	Mbit/s	Pass bandwidth at Z _∟
Rated current	I _R	100	mA	Referred to +40 °C ambient
				temperature
Number of lines		10		Pairs
Line impedance	Z _L	124	Ω	
Maximum DC resistance	R_{max}	<2.2	Ω	Per line
Permissible ambient temperature	T _A	-25/+40	°C	
Climatic category		25/085/56		-25 °C/+85 °C/56 days damp
(EN 60068-1)				heat test
Approx. weight		300	g	
Nominal DC spark-over voltage	V_{sdcN}	<800	V	
Nominal surge current		5	kA	Line/line
(8/20 μs)		10	kA	Pair/case
Suppression condition	•	$I < I_R$		

Maximum voltage on filter output:

At rising edge	Unsymmetrical	Symmetrical
$dv/dt = 0.1 \text{ kV/}\mu\text{s}$	ŷ ≤60 V	ŷ ≤8 V
$dv/dt = 1 kV/\mu s$	ŷ ≤90 V	ŷ ≤15 V
$dv/dt = 1 kV/ns^{1)}$	ŷ ≤70 V	ŷ ≤40 V


¹⁾ Typical test pulse: rise time 10 ns, time to half value 1500 ns, charge voltage min. 50 kV, source impedance 90 $\,\Omega$




PCM data lines to 2 MBit/s

Circuit diagram


(only one of 10 pairs shown)



Insertion loss α_e per pair (typical values at Z = 50 Ω)



Asymmetrical measurement circuit to MIL-STD-220A








PCM data lines to 2 MBit/s

Dimensional drawing

Side view




SGR0219-X-E

Terminal strip:

Terminals with cage strain system, suitable for conductors $0.08 \dots 2.5 \text{ mm}^2$

Front view of protected end



Installation section and attachment

Welded bolt M5x16 min. (recommended)

