

# *GAL18V10*

High Performance E<sup>2</sup>CMOS PLD Generic Array Logic™

#### FEATURES

- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>9</sup> TECHNOLOGY
- 15 ns Maximum Propagation Delay
- Fmax = 62.5 MHz
- 10ns Maximum from Clock input to Data Output
- TTL Compatible 16 mA Outputs
- UltraMOS® Advanced CMOS Technology
- LOW POWER CMOS
  - 75 mA Typical Icc
- · ACTIVE PULL-UPS ON ALL PINS
- · E' CELL TECHNOLOGY
  - Reconfigurable Logic
  - Reprogrammable Cells
- 100% Tested/Guaranteed 100% Yields
- High Speed Electrical Erasure (50ms)
- 20 Year Data Retention
- · TEN OUTPUT LOGIC MACROCELLS
  - Uses Standard 22V10 Macrocells
  - Maximum Flexibility for Complex Logic Designs
- PRELOAD AND POWER-ON RESET OF REGISTERS
  - 100% Functional Testability
- · APPLICATIONS INCLUDE:
- DMA Control
- State Machine Control
- High Speed Graphics Processing
- Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


#### DESCRIPTION

The GAL18V10, at 15 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest performance 20 pin PLD available on the market. CMOS circuitry allows the GAL18V10 to consume much less power when compared to its bipolar counterparts. The E2 technology offers high speed (50ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently.


By building on the popular 22V10 architecture, the GAL18V10 allows the designer to be immediately productive, eliminating the learning curve. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL18V10 OLMC is fully compatible with the OLMC in standard bipolar and CMOS 22V10 devices

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, LATTICE is able to guarantee 100% field programmability and functionality of all GAL® products. LATTICE also guarantees 100 erase/rewrite cycles and data retention in excess of 20 years.

#### FUNCTIONAL BLOCK DIAGRAM



#### PACKAGE DIAGRAMS



Copyright @1991 Lattice Semiconductor Corp. GAL and UltraMOS are registered trademarks of Lattice Semiconductor Corp. Generic Array Logic and E<sup>®</sup>CMOS are trademarks of Lattice Semiconductor Corp. The specifications herein are subject to change without notice



# Specifications **GAL18V10**Commercial

#### **ABSOLUTE MAXIMUM RATINGS**(1)

Supply voltage V <sub>cc</sub>	0.5 to +7V
Input voltage applied	
Off-state output voltage applied	2.5 to V +1.0V
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### RECOMMENDED OPERATING COND.

#### **Commercial Devices:**

Ambient Temperature (T <sub>A</sub> )	0 to +75°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	+4.75 to +5.25V

### **DC ELECTRICAL CHARACTERISTICS**

#### Over Recommended Operating Conditions (Unless Otherwise Specified)

<u> </u>								
SYMBOL	PARAMETER	CONDITION		TYP.3	MAX.	UNITS		
VIL	Input Low Voltage	***	Vss - 0.5	_	0.8	V		
VIH	Input High Voltage		2.0		Vcc+1	٧		
liL!	Input or I/O Low Leakage Current	OV ≤ VIN ≤ VIL (MAX.)			-100	μА		
1ıH	Input or I/O High Leakage Current	3.5V ≤ <b>V</b> IN ≤ <b>V</b> CC	_	_	10	μА		
<b>V</b> OL	Output Low Voltage	IoL = MAX. Vin = VIL or VIH	_	_	0.5	٧		
<b>V</b> 0H	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	٧		
IOL	Low Level Output Current		_	_	16	mA		
ЮН	High Level Output Current		_	_	-3.2	mA		
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V Ta = 25°C	-50	_	-135	mA		
lcc	Operating Power Supply Current	V <sub>IL</sub> = 0.5V V <sub>IH</sub> = 3.0V <b>f</b> toggle = 15Mhz Outputs Open	_	75	115	mA		

<sup>1)</sup> The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.

## CAPACITANCE ( $T_a = 25^{\circ}$ C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C,	Input Capacitance	8	pF	V <sub>cc</sub> = 5.0V, V <sub>1</sub> = 2.0V
C' <sup>no</sup>	I/O Capacitance	10	ρF	$V_{cc} = 5.0V, V_{\nu o} = 2.0V$

<sup>\*</sup>Guaranteed but not 100% tested.

<sup>2)</sup> One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

<sup>3)</sup> Typical values are at Vcc = 5V and Ta = 25 °C



# **AC SWITCHING CHARACTERISTICS**

#### **Over Recommended Operating Conditions**

<del></del>	TEST	DESCRIPTION	-15		-20		
	COND.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd	1	Input or I/O to Combinatorial Output	_	15	_	20	ns
tco	1	Clock to Output Delay	-	10	1	12	กร
<b>t</b> cf²	_	Clock to Feedback Delay	_	7	_	10	ns
<b>t</b> su	_	Setup Time, Input or Feedback before Clock↑	10		12	_	ns
<b>t</b> h		Hold Time, Input or Feedback after Clock↑	0		0		ns
	1	Maximum Clock Frequency with External Feedback, 1/(tsu +tco)	50		41.6	_	MHz
fmax³	1	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	58.8	_	45.4	_	MHz
	1	Maximum Clock Frequency with  No Feedback	62.5	_	62.5	_	MHz
<b>t</b> wh⁴	_	Clock Pulse Duration, High	8	_	8	_	ns
twi⁴	_	Clock Pulse Duration, Low 8 - 8				=	ns
<b>t</b> en	2	Input or I/O to Output Enabled - 15 - 2					ns
<b>t</b> dis	3	Input or I/O to Output Disabled	_	15	_	20	ns
tar	1	Input or I/O to Asynchronous Reset of Register	-	20	-	20	ns
<b>t</b> arw	_	Asynchronous Reset Pulse Duration 10 — 15				<b>Т</b>	ns
<b>t</b> arr	_	Asynchronous Reset to Clock Recovery Time 15 - 15 -					ns
<b>t</b> spr	-	Synchronous Preset to Clock <sup>↑</sup> Recovery Time 10 — 12 —					ns

<sup>1)</sup> Refer to Switching Test Conditions section.

<sup>2)</sup> Calculated from fmax with internal feedback. Refer to fmax Description section.

<sup>3)</sup> Refer to fmax Description section.

<sup>4)</sup> Clock pulses of widths less than the specification may be detected as valid clock signals.



# **GAL18V10 ORDERING INFORMATION**

# **Commercial Grade Specifications**

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
15	10	10	115	GAL18V10-15LP	20-Pin Plastic DIP
			115	GAL18V10-15LJ	20-Lead PLCC
20	12	12	115	GAL18V10-20LP	20-Pin Plastic DIP
			115	GAL18V10-20LJ	20-Lead PLCC

# **Industrial Grade Specifications**

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
20	12	12	125	GAL18V10-20LPI	20-Pin Plastic DIP
			125	GAL18V10-20LJI	20-Lead PLCC

# PART NUMBER DESCRIPTION

