# 8/16-bit Data Bus Flash Memory Card

Connector Type

Two-piece 68-pin

MF82M1-G7DATXX MF84M1-G7DATXX MF88M1-G7DATXX MF810M-G7DATXX MF816M-G7DATXX MF820M-G7DATXX

#### DESCRIPTION

The MF8XXX-G7DATXXX is a flash memory card which uses eight-megabit flash electrically erasable and programmable read only memory IC's as common memory and a 64-kilobit electrically erasable and programmable read only memory as attribute memory.

#### **FEATURES**

- 68 pin JEIDA/PCMCIA
- 8/16 controllable data bus width
- Buffered interface
- TTL interface level

- Program/erase operation by software command control
- Program/erase voltage 12V (common memory)
- 100,000 program/erase cycles
- Write protect switch

#### **APPLICATIONS**


- Notebook computers Printers
- Industrial machines

# PRODUCT LIST

Item Type name	Memory capacity	Data bus width (bits)	Access time (ns)	Number of pins	Outline drawing
MF82M1-G7DATXX	2 M B				
MF84M1-G7DATXX	4MB				
MF88M1-G7DATXX	8MB	8/16	200	68	68P-002
MF810M-G7DATXX	10MB	6/10	200	06	08P-00Z
MF816M-G7DATXX	16MB				
MF820M-G7DATXX	20MB				

## PIN ASSIGNMENT

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	GND	Ground	35	GND	Ground
2	D3	)	36	CD1#	Card detect 1
3	D4		37	D11	Ŋ
4	D5	Data I/O	38	D12	
5	D6		39	D13	Data I/O
6	D7	<i>]</i>	40	D14	
7	CE1#	Card enable 1	41	D15	V
8	A 10	Address input	42	CE2#	Card enable 2
9	OE#	Output enable	43	NC	
10	A11	)	44	NC	No connection
11	A9		45	NC	ļ,
12	A8	Address input	46	A17	}
13	A13		47	A18	Address
14	A 14	)	48	A19	input
15	WE#	Write enable	49	A20	
16	NC	No connection	50	A21	A21 (NC for ⇔ 2 MB types) J
17	Vcc	Power supply voltage	51	Vcc	Power supply voltage
18	VPP 1	Programming supply voltage 1	52	VPP 2	Programming supply voltage 2
19	A16	1	53	A22	A22 (NC for ⇔ 4 MB types) Address
20	A 15		54	A23	A23 (NC for $\Leftrightarrow$ 8 MB types) $\int_{\text{input}}^{\text{Address}}$
21	A12		55	A24	
22	A7		56	NC	l)
23	A6	\	57	NC	
24	A5	Address input	58	NC	No connection
25	A4		59	NC	
26	A3		60	NC	ן
27	A2		61	REG#	Attribute memory select
28	A1			BVD 2	Battery voltage detect 2
29	A0	<i>!</i>		BVD 1	Battery voltage detect 1
30	D0		64	D8	<u> </u>
31	D1	Data I/O	65	D9	Data I/O
32	D2	<i>)</i>	66	D10	Ų
33	WP	Write protect	67	CD2#	Card detect 2
34	GND	Ground	68	GND	Ground



#### FUNCTIONAL DESCRIPTION

The operating mode of the card is determined by five active low control signals (REG#, CE1#, CE2#, OE#, WE#), three supply voltages (VCC, VPP1, VPP2) and control registers located in each memory IC.

## Common memory function

When the REG# signal is set to a high level common memory is selected.

## Read only mode

When the voltages applied to both VPP1 and VPP2 are less than the voltage applied to VCC (i.e. VPP=0Vto VCC), the control registers of each memory IC are set to read only mode. Operation of the card then depends on the four possible combinations of CE1# and CE2# (note WE# should be set to a high level when the device is in read only mode except during combination (4) where it's condition is unimportant):

(1) If CE1# is set to a low level and CE2# is set to a high level, the card will work as an eight bit data

- (2) If both CE1# and CE2# are set to a low level, data will be accessible via the full sixteen bit data bus width of the card. In this mode LSB of address bus (A0) is ignored.
- (3) If CE1# is set to a high level and CE2# is set to a low level the odd bytes (only) can be accessed through upper half of the data bus (D8 to D15). This mode is useful when handling the odd (upper) bytes in a sixteen bit interface system. Note that A0 is also ignored in this operating condition.
- (4) If CE1# and CE2# are set to a high level, the card will be in standby mode where it consumes low power. The data bus is kept high impedance.

When OE# is set to a low level data can be read from the card, depending on the address applied and the setting of CE1# and CE2# as mentioned above, except under combination (4)

When OE# is set to a high level and WE# is set to a high level the card is in an output disable mode and the data bus will be in a high impedance state regardless of the condition of CE1# and CE2#.

#### Read/write mode

When a programming voltage (VPPH) is applied to either or both of VPP1 and VPP2, read/write mode is enabled for the corresponding banks of memory IC's inside the card. VPP1 enables the Even Byte bank and VPP2 enables the Odd Byte bank.

By using the 4 combinations of CE1# and CE2#as described under Read only mode above the appropriate Data Out and Command/Data In bus selection can be made.

If OE# is set to a high level and WE# set to a low level, the control register will latch command data applied at the rising edge of the WE# signal. Note that more than one bus cycle may be required to latch the command and/or the related data-please refer to the Command Definition table.

If OE# is set to a low level and WE# is set to a high level the card data can be read from the card depending on the condition of the control register.

After latching the command data, the card will go into programming, erasure or other operation mode. For details plese refer to the Command Definition table, each individual command's definition and the programming and erasure algorithms.

#### Attribute memory

When the REG# signal is set to a low level attribute memory is selected.

The card includes a byte wide attribute memory consisting of 8K bytes of E<sup>2</sup>PROM located at the even addresses when the card is in the 8 bit operating mode. It is located at sequential addresses on the lower half of the data bus when the card is in 16 bit operating mode i.e. A0 is ignored.

To access the attribute memory, first set CE1# and CE2#. Set CE1# to low level and CE2# to high level for 8 bit mode or CE1# and CE2# to low level for 16 bit mode. Then select the required address. Note please take care that in 8 bit mode A0 must be set low for attribute memory access i.e. an even address is applied. In 16 bit mode it is not important whether A0 is

high or low. Data can then be read by setting OE# to a low level with WE set to a high level.

Writing to the attribute memory can be achieved in one of two ways, in byte mode or in page mode. The page mode write is a function which allows up to 32 bytes of data to be written in a single cycle. A page is defined as a block of 32 even bytes selected by addresses A6 through A13.

To write to attribute memory set OE# to high level and WE# to low level. The data to be written will be latched at the rising edge of WE#. Then, unless WE# changes back from high level to low level within 30  $\mu$ s an automatic erase/program operation starts which will complete within 10ms.

If WE# makes a transition back from high to low level within  $30\mu s$  of the first data being latched then further bytes from a page of up to 32 bytes can be latched with further WE# low to high transitions. The latching operation is repeated until all bytes are loaded at which point holding WE# high for greater than  $30\mu s$  will initiate execution of a page erase/program operation which will complete within 10ms.

During page write data loading operations all data must be addressed within one 32 byte page i.e. the page address which is selected by A6 through A13 and must remain constant throughout the data load. Please also remember that for attribute memory A0 is not applicable and it should be set to low, even addressing only, in 8 bit mode or ignored for 16 bit mode.

#### Write protect mode

The card has a write protect switch on the opposite edge to the connector edge. When it is switched on, the card will be placed into a write protect mode, where data can be read from the card but it cannot be written to it. The WP output pin is set to a high level when the card is in write protect mode and VCC is applied. When the card is not in write protect mode the WP output pin is set to a low level when VCC is applied. By reading the state of the WP output the host system can easily check whether the card is in write protect mode or not.

## FUNCTION TABLE (COMMON MEMORY)

Mode	REG#	CE2#	CE1#	OE#	WE#	A0	VPP2	Vpp1	I/O (D15 to D8)	I/O (D7 to D0)
Standby	Н	Н	Н	X	X	X	VPPX	VPPH	High-Z	High-Z
Diangey	Н	Н	Н	X	X	X	VppH	VPPX	High-Z	High-Z
Read A (16-bit)	Н	L	L	L	Н	X	VppH	VPPH	Odd byte data out	Even byte data out
Read B (8-bit)	Н	Н	L	L	Н	L	VPPX	VPPH	High-Z	Even byte data out
	Н	Н	L	L	Н	Н	VppH	VPPX	High-Z	odd byte data out
Read C (8-bit)	Н	L	Н	L	Н	X	VPPH	VPPX	Odd byte data out	High-Z
Write A (16-bit)	Н	L	L	Н	L	X	VppH	VppH	Command or odd byte data in	Command or even byte data in
Write B (8-bit)	Н	Н	L	Н	L	L	VPPX	VPPH	High-Z	Command or even byte data in
	Н	Н	L	Н	L	Н	VppH	VPPX	High-Z	Command or odd byte data in
Write C (8-bit)	Н	L	Н	Н	L	X	VppH	VPPX	Command or odd byte data in	High-Z
Output disable	Н	X	X	Н	Н	X	VppH	VPPX	High-Z	High-Z
-	Н	X	X	Н	Н	X	VPPX	VPPH	High-Z	High-Z

Note 2: H=VIH, L=VIL, X=VIH or VIL, VPPX=VPPL or VPPH, High-Z= High-impedance To operate refer to the command definition, algorithms and so on.

## FUNCTION TABLE (ATTRIBUTE MEMORY)

Mode	REG#	CE2#	CE1#	OE#	WE#	A0	VPP2	VPP1	I/O (D15 to D8)	I/O (D7 to D0)
Standby	L	Н	Н	X	X	X	Vcc	Vcc	High-Z	High-Z
Read A (16-bit)	L	L	L	L	Н	X	Vcc	Vcc	Data out (not valid)	Even byte data out
Read B (8-bit)	L	H L L H L Vcc Vcc High		High-Z	Even byte data out					
,	L	Н	L	L	Н	Н	Vcc	Vcc	High-Z	Data out (not valid)
Read C (8-bit)	L	L	Н	L	Н	X	Vcc	Vcc	Data out (not valid)	High-Z
Write A (16-bit)	L	L	L	Н	L	X	Vcc	Vcc	Odd byte data in (not valid)	Even byte data in
Write B	L	Н	L	Н	L	L	Vcc	Vcc	High-Z	Even byte data in
(8-bit)	L	Н	L	Н	L	Н	Vcc	Vcc	High-Z	Odd byte data in (not valid)
Write C (8-bit)	L	L	Н	Н	L	X	Vcc	Vcc	Odd byte data in (not valid)	High-Z
Output disable	L	X	X	Н	Н	X	Vcc	Vcc	High-Z	High-Z

#### COMMAND DEFINITION

When either or both VPP1 and VPP2 are applied the programming voltage (VPPH) the corresponding memories of the card are set to read/write mode and the operation is controled by the software command written in the control register.

## **COMMAND DEFINITION TABLE**

Command	Bus		First bus	cycle		Secon	d bus cycle	
Command	cycles	Mode	Address	Data in	Mode	Address	Data in	Data
								out
Read/Reset	1	Write	ZA	FFh(FFFFh)	\$	♥	₽	Ф
Programme Setup/ Programme	2	Write	PA	40h(4040h)	Write	PA	PD	¢
Erase Setup/ Erase Confirm	2	Write	ВА	20h(2020h)	Write	ВА	D0h(DD00h )	∌
Erase Suspend/ Erase Resume	2	Write	ВА	B0h(B0B0h)	Write	ВА	D0h(D0D0h )	∌
Read Status Register	2	Write	ZA	70h(7070h)	Read	₽	æ	RD
Clear Status Register	1	Write	ZA	50h(5050h)	Þ	₽	¢	\$
Read Device Identifier Code	2	Write	ZA	90h(9090h)	Read	DIA	\$	DID

Note 3. Indicates the basic functions of commands. Refer to the algorithms to operate.

Signal status is defined in function table and bus status.

Parenthesized data shows the data for 16 bit mode operation.

ZA=an address of a memory zone (Please reser to the memory zone)

PA=Programming address

PD=Programming data

BA=An address of a memory block (Please refer to the memory block)

RD=Data of status Register

DIA=Device identifier address

000000h for manufacturer code 000002h for device code

DID=Device identifier data

manufacturer code: 89h (8989h) device code: A2h (A2A2h)

#### Read/Reset

The memory in the card is switched to read mode by writing FFh (FFFFh for 16 bit operation) into the control resister. This mode is maintained until the contents of register are changed. This mode have nothing to do with the voltage of VPP. This mode needs to be written to every memory zone to which access is required.

#### Programme Setup/Programme

The setup programme command sets up the card for programming. It is applied when 40h (4040h for 16 bit operation) is written to control register. Programming will take place automatically after latching the address and data which are applied at the rising edge of WE#.

The completion of programme can be confirmed by reading status register. after writing Read status register command 70h (7070h for 16 bit operation) to control register.

(For details please refer to the algorithm)

The erase setup is a command to set up the

#### Erase Setup/Erase confirm

memory block for erasure. Writing setup erase command 20h (2020h for 16 bit operation) in the control register followed by erase confirm command D0h (D0D0h for 16 bit operation) will initiate a erasure operation. Eraseing will take place automatically after the rising edge of WE# controlled by a internal timer. The completion of erase can be confirmed by reading status register, after writing read status register command 70h (7070h for 16 bit operation) to control register. (For details please refer to the algorithm) These commands will not erase all the data of a memory card and should be repeated for all the

These commands will not erase all the data of a memory card and should be repeated for all the required memory blocks. At an eight bit access mode it should be noticed that the erasure of a memory block will result in odd byte or even byte erasure.

#### Erase Suspend/Erase Resume

The erase suspend command B0h (B0B0h for 16 bit operation) is a command to generate erase interruption and to read data from another block of selected memory zone.

By writing in the control register erase resume command D0h (D0D0h for 16 bit operation), the memory block will continue the eraseoperation.

These commands must be executed in erase algorithm.

(For details please refer to the algorithm)

#### Read Status Register

The Read status register is a command to read the status register's data and to make sure programme or earse operations complete successfully. The data of status register can be read after writing 70h (7070h for 16 bit operation) in the control register. The register's read data is latched on the falling edge of OE#. At programme or erase, the status register's data must be read to verify the results.

#### Clear Status Register

The clear status register command will clear data of status ragister. It is applied when 50h (5050h for 16 bit operation) is written to the control register.

If an error occured during programme or erase, the status register must be cleared before retrying programme or erase.

#### Read Device Identifier Codes

The read device identifier codes command is implemented by writing 90h (9090h for 16 bit operation) to the command register. After writing the command, manufacturer code can be read at the address of 000000h of the zone and device code can be read at the address 000002h of the zone. Each card uses the same type of memory throughout and each memory zone will respond the same code.

(Do not apply high voltage to A10 pin in order to try and read the device identifier codes as this will result in the card being destroyed.)

#### STATUS REGISTER

When operating programme or erase, it is necessary to read status register data and to transact these bit. Each memory IC used in this card has internal status register to make sure programme or erase operations complete successfully.

7 (15) BIT	6 (14) BIT	5 (13) BIT	4 (12) BIT	3 (11) BIT	2 to 0 (10 to 8) BIT
Programme/	Erase	Erase Error	Programme	VPP Error	Reserved
Erase Status Bit	Suspend	Bit	Error Bit	Bit	
	Bit				

Note 4. (); for 16 bit operation

Bit; Field name

7(15) BIT; Programme/Erase Status Bit
0=Busy (in programming/erasing)
1=Ready

6(14) BIT; Erase Suspend Bit 1=Erase Suspended

5(13) BIT; Erase Error Bit 1=Erase Error Bit; Field name


4(12) BIT; Programme Error Bit 1=Programme Error

3(11) BIT; VPP Error 1=Error of voltage at VPP

2 to 0 (10 to 8) BIT; Reserved for future

#### MEMORY ZONE AND BLOCK 8 bit mode 1 zone=64KB\*16 blocks Even byte Odd byte 000001h 0000000h 0000001h Block0 01FFFFh Zone0 Zone1 01FFFFFh 020001h 01FFFFEh Block1 0200000h 0200001h 03FFFFh Zone2 Zone3 03FFFFEh 03FFFFFh 0400000h 0400001h 1E0001h Zone4 Zone5 Block15 05FFFFEh 05FFFFFh 1FFFFFh 0600000h 0600001h Zone6 Zone7 07FFFFEh 07FFFFFh 0800000h 0800001h Zone8 Zone9 09FFFFEh 09FFFFFh 0A00000h 0A00001h Zone10 Zone11 **OBFFFFEh OBFFFFFh** 0C00000h 0C00001h Zone12 Zone13 ODFFFFEh **ODFFFFFh** 0E00000h 0E00001h Zone14 Zone15 OFFFFFEh OFFFFFFh 1000000h 1000001hZone16 Zone17 11FFFFFh 11FFFFEh 1200000h 1200001h Zone18 Zone19 13FFFFEh 13FFFFFh Connected to VPP 1 Connected to VPP 2

Zone 2 to 19 do not exist in 2MB Zone 4 to 19 do not exist in 4MB Zone 8 to 19 do not exist in 8MB Zone 10 to 19 do not exist in 10MB Zone 16 to 19 do not exist in 16MB



Zone 2 to 9 do not exist in 4MB Zone 4 to 9 do not exist in 8MB Zone 5 to 9 do not exist in 10MB Zone 8 to 9 do not exist in 16MB

#### PROGRAMME SEQUENCE

#### 8 bit Operation

First apply VPPH to VPP1 and/or VPP2. Then the write programme setup command (40h) to the address to be programmed. The next write sequence will initiate the programming operation which will end automatically as this period being controlled by an internal timer and the data will be programmed. To make sure that the data is programmed correctly write a read status register command (70h) and read data. (Reading should be waited more than  $6\mu s$  after the programme setup command) If the data is programed step address and program me data according to the above sequence.

The next address to be programmed should be written with in a memory zone whose VPP voltage is set to VPPH. If not write the reset command (FFh) and then drop the VPP voltage to VPPL.

Then apply VPP for the desired memory zone and proceed with programming. In applications where VPP1 and VPP2 are shorted together all addresses can be programmed without there being any need for the programming algorithm to take account of the cards memory zone architecture.

## 16 bit operation

The algorithm of 16 bit programming is almost same as the 8 bit programming. (Please refer to the algorithm and the status of bus at programming)

#### ERASE SEQUENCE

#### **ERASE**

#### 8 bit Operation

First apply VPPH to VPP1 and/or VPP2. Then write the erase setup command (20h) and erase cofirm command (D0h) for the applicable block address.

An erasure operation will then commence which will be finished in 1.6s typical or less this being automatically controlled by an internal timer.

To make sure that the data is erased correctly write the read status register command (70h) and read data (Reading should be waited more than 300ms after the erase confirm command). After erasure has been completed write the reset command (FFh) to the control register,

set VPP1 and  $/or\ VPP2$  to  $VPP\ L$  as applicable and proceed

with the erase operation for the next memory block.

#### 16 bit Operation

Most of the algorithm of 16 bit erasure is same as the one of the 8 bit erasure.

(Please refer to the algorithm and the state of bus at erasure.)

## ERASE SUSPEND

#### 8 bit Operation

The erase suspend is a command to generate block erase interruption in order to read data from another block of the selected memory zone. It is necessary to write the erase suspend command (B0h) in the erase algorithm. The excecution of the erase suspend can be confirmed by reading data of the status register, after writing the read status register command (70h).

Then it is necessary to write the read command (FFh) in control register in order to read data, after reading the status register's data.

After the erase resume command (D0h) is written in the control register, the memory block will continue erase operation.


## 16 bit Operation

Most of the algorithm of 16 bit erase suspending is same as the one of the 8 bit erase suspending.

(Please refer to the algorithm and the state of bus at erase suspending.)


#### PROGRAMME ALGORITHM

8 bit mode



Note 5. This is programme algorithm for a memory zone and not for a card.

If VPP error bit is detected, try to programme again at VPPH level.




Note 6. If VPP error bit is detected, try to programme again at VPPH level.

- . This is programme algorithm for a memory zone and not for a card.
- .. OR.: =Logical or ; . AND.: =Logical and


#### ERASE ALGORITHM

8 bit mode




Note 7. If VPP error bit is detected, try to programme again at VPPH level.

- . This is an erase algorithm for a memory block and not for a card.
- .. OR. : = Logical or




Note 8. Reading data from block other than the suspended block the in zone generating erase suspend.

#### ERASE ALGORITHM



Note 9. If VPP error bit is detected, try to programme again at VPPH level.

- . This is an erase algorithm for a memory block and not for a card.
- .. OR.: =Logical or ; . AND.: =Logical and



Note 10. Reading data from block other than the suspended block the in zone generating erase suspend.

. AND.: =Logical and

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Vcc Supply voltage		-0.5 to 6.0	V
VPP	VPP Supply voltage	With respect to CND	-0.5 to 14.0	V
VI	Input voltage	With respect to GND	-0.3 to Vcc+0.3	V
Vo	Output voltage		0 toVcc	V
Topr	Operating temperature	Read/Write Operation	0 to70	°C
Tstg	Storage temperature		-40 to 80	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=0 to 55°C, unless otherwise noted)

Symbol	Parameter			Limits		Unit	
Symbol	r arameter		Min.	Тур.	Max.	Cilit	
Vcc	VCC Supply voltage		4.75	5.0	5.25	V	
VPPL	VPP Supply voltage during READ only	0	Vcc	Vcc+1.0	V		
VPPH	VPP Supply voltage during READ WR	VPP Supply voltage during READ WRITE mode			12.6	V	
VIH	High input voltage		2.4		Vcc	V	
VIL	Low input voltage		0		0.8	V	
NACT	Number of simultaneous activated	Programme			1	Zone	
NACI	memory zones/blocks	Erase			1	Block	

#### **ELECTRICAL CHARACTERISTICS**

Ta=0 to 55°C, Vcc=5V+/-5%, VPP=VPPL or VPPH, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
0,111001	rarameter				Min.	Тур.	Max.	<u> </u>
17	High output voltage		nA, BVDn		2.4	<u> </u>		$\downarrow_{\rm V}$
Vон			nA, Other outputs		2.4			<u> </u>
Vol	Low output voltage	IoL=2mA			0		0.4	V
IIH	High input current	VI=VCC V	7				10	μA
IIL	Low input current	VI=0V	CE1#, CE2#, OE#, WI	E#, REG#	-10		-70	μA
Іоzн	High output current in off state	CE1#=CE	Other inputs 2#=VIH or OE#=VIH,Vo	(Dm)=Vcc			-10 10	μA
lozL	Low output current in off state	CE1#=CE	2#=VIH or OE#=VIH, V	O(Dm)=0V			-10	μA
Icc 1 • 1	Active VCC supply current 1	CE1#=CE	VIH or		100	200	mA	
Icc 1 • 2	Active VCC supply current 2		22# ≤ 0.2V, Other input -0.2V, Outputs=open	s ≤ 0.2V		90	180	mA
				2MB			9.0	
Icc 2 • 1				4MB			13	1.
100 2 • 1	Standby Vcc	   CE1#=CE	2#=VIH, Other	8MB		1	21	m A
	supply current 1	inputs=V		10MB			25	
		F		16MB			37	1
				20MB			45	1
			2MB		0.1	1.2	<del>                                     </del>	
				4MB		0.2	1.4	1
	Standby Vcc supply	CE1#=CE	$1#=CE2# \ge VCC-0.2V$ , Other	8MB		0.4	1.8	mA
Icc 2 • 2	current 2		$0.2V \text{ or } \ge V\text{CC-}0.2V$	10MB		0.5	2.0	
		F	<u> </u>	16MB		0.7	2.6	
				20MB		0.8	3.0	1
				2MB		10	20	<del>                                     </del>
				4MB		20	30	1
	VPP supply current 1			8MB		30	50	1 ,
IPP 1	(each VPP pin)	V PP=V PI	PL≤ Vcc	10MB		40	60	μA
	(,			16MB		50	90	1
				20MB		70	110	1
		1		2MB			0.3	
				4MB			0.5	1
	VPP supply current 2			8MB		<u> </u>	0.9	1 .
IPP 2	(each VPP pin)	VPP=VPI	PH (standby, read)	10MB		1	1.1	mA
	( , p.n.)			16MB			1.7	
				20MB		1	2.1	
IPP 3	VPP supply current 3 (each VPP pin)	V PP=V PI	PH (programme, erase)	201112		10	35	m A

Note 11. Currents flowing into the card are taken as positive (unsigned).

Typical values are measured at VCC=5.0V, VPPL=5V, VPPH=12V, Ta=25°C.

The card consumes active current at programming, erasure even if both CE1# and CE2# are high level.

#### **CAPACITANCE**

Symbol	Parameter	Test conditions	conditions Limits			
o jinoo i	2		Min.	Тур.	Max	Unit
Ci	Input capacitance	VI=GND, vi=25mVrms, f=1 MHz, Ta=25°C			45	pF
Co	Output capacitance	VI=GND, vo=25mVrms, f=1 MHz, Ta=25°C			45	рF

Note 12: These parameters are not 100% tested.

## SWITCHING CHARACTERISTICS (COMMON MEMORY)

Read Cycle (Ta=0 to 55°C, VCC=5V+/-5%, VPP=VPPL or VPPH, unless otherwise noted)

G 1 1	Davidada		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
trc	Read cycle time	200			ns
ta(A)	Address access time			200	ns
ta(CE)	Card enable access time			200	ns
ta(OE)	Output enable accese time			100	ns
tdis(CE)	Output disable time (from CE#)			90	ns
tdis(OE)	Output disable time (from OE#)			90	ns
ten(CE)	Output enable time (from CE#)	5			ns
ten(OE)	Output enable time (from OE#)	5			ns
tV(A)	Data valid time after address change	0	·		ns

## TIMING REQUIREMENTS (COMMON MEMORY)

Write Cycle (Ta=0 to 55°C, Vcc=5V+/-5%, VPP=VPPH, unless otherwise noted)

d . 1 1	Danamatan		Limits		T T ta
Symbol	Parameter Parameter	Min.	Тур.	Max.	Unit
twc	Write cycle time	200			ns
tas	Address setup time	20			ns
tah	Address hold time	30			ns
tDS	Data setup time	60			ns
tDH	Data hold time	30			ns
twrr	Write recovery time before read	10			ns
tcs	Card enable setup time before write	20			ns
tcH	Card enable hold time	30			ns
twp	Write pulse width	120			ns
twph	Write pulse width high	40			ns
tDP	Duration of programming operation	6			μs
tDE	Duration of erase operation	300			ms
tvsc	VPP setup time to card enable low	1			μs
tvrw	VPP recovery time to card enable high	150			ns
tash	Address setup time to write enable high	140			ns


Note 13: Refer to switching characteritics for read parameters

# TIMING DIAGRAM Common Memory Read tRC $V_{IH}$ An $V_{IL}$ ta(A) tv(A) ta(CE) $V_{IH}$ CE# $v_{\text{IL}}$ ten(CE) tdis(CE) ta(OE) $v_{IH}$ OE# $v_{\text{IL}}$ ten(OE) tdis(OE) twrr $v_{IH}$ WE# $v_{\text{IL}}$ $\mathbf{v}$ он Dm Hi-Z OUTPUT VALID (Dout) $v_{ol}$

Note 14: Indicates the don't care input.


REG# ="H" level

# TIMING DIAGRAM (COMMON MEMORY) Programme Mode



REG# ="H" level

# TIMING DIAGRAM (COMMON MEMORY) Erase Mode



REG# ="H" level

#### SWITCHING CHARACTERISTICS

Read Cycle (Ta=0 to 55°C, VCC=5V+/-5%, VPP=VCC, unless otherwise noted)


		Limits			
Symbol	Parameter	Min.	Тур.	Max	Unit
trcr	Read cycle time	300			ns
ta(A)R	Address access time			300	ns
ta(CE)R	Card enable access time			300	ns
ta(OE)R	Output enable access time			150	ns
tdis(CE)R	Output disable time (from CE#)			100	ns
tdis(OE)R	Output disable time (from OE#)			100	ns
ten(CE)R	Output enable time (from CE#)	5			ns
ten(OE)R	Output enable time (from OE#)	5			ns
tv(A)R	Data valid time after address change	0			ns

## TIMING REQUIREMENTS (ATTRIBUTE MEMORY)


Write Cycle (Ta=0 to 55°C, VCC=5V+/-5%, VPP=VCC, unless otherwise noted)

Symbol	Parameter	Limits			
		Min.	Тур.	Max.	
tasR	Address setup time	30			ns
tahR	Address hold time	30			ns
tcsR	CE setup time	40			ns
tснR	CE hold time	30			ns
tDSR	Data setup time	120			ns
tDHR	Data hold time	40			ns
toesR	OE setup time	30			ns
toeh <b>R</b>	OE hold time	40			ns
twpR	Write pulse width	170			ns
tDLR	Data latch time	120			ns
tBLR	Byte load cycle time	0.3		30	μs
twcR	Write cycle time	10			ms
ten(OE)R	Output enable time (from OE#)	5			ns
tdis(OE)R	Output disable time (from OE#)	0		100	ns

# $TIMING\ DIAGRAM\ (Attribute\ Memory)$




## Byte Write



REG# ="L" level

#### Page Mode Write



REG#="L" level

Note 15: AC Test Conditions

Input pulse levels: VIL=0.4V, VIH=2.8V Input pulse rise, fall time: tr=tf=10ns

Reference voltage

Input: VIL=0.8V, VIH=2.4V Output: VOL=0.8V, VOH=2.0V

(ten and tdis are measured when output voltage is ± 500mV from steady state.)

Load: 100pF+1 TTL gate

5pF+1 TTL gate (at ten and tdis measuring)

16: The data write is performed during the interval when both CE# and WE# are "L" level.

17: Do not apply inverted phase signal externally when Dm pin is in output mode.

18: CE is indicated as follows:


Read A/Write A: CE#=CE1#=CE2#


Read B/Write B : CE#=CE1#, CE2#="H" level Read C/Write C : CE#=CE2#, CE1#="H" level

19: Indicates the don't care input.

# RECOMMENDED POWER UP/DOWN CONDITIONS (Ta=0 to 55°C, unless otherwise noted)

	Parameter	Conditions	Limits			
Symbol			Min.	Тур.	Max.	Unit
		0V≤ Vcc <2V	0		Vcc	V
Vi(CE)	CE input voltage	2V≤ Vcc <2.4V	Vcc-0.1	Vcc	Vcc+0.1	V
		2.4V <u>&lt;</u> Vcc	2.4		Vcc+0.1	V
tsu(CE)	CE# setup time		1			ms
trec(CE)	CE# recovery time		1			μs
tpr(VCC)	VCC rise time		0.1		300	ms
tpf(VCC)	VCC fall time		3		300	ms
tsu(CEH-VPP)	Setup time before VPP rise		0.15			μs
tsu(VPP-CEL)	Setup time after VPP rise		1			μs
trec(CEH-VPP)	Recovery time before VPP fall		0.15			μs
trec(VPP-CEL)	Recovery time after VPP fall		1			μs
tpr(VPP)1	VPP rise time 1		0.24		300	ms
tpf(VPP)1	VPP fall time 1		7.2		300	ms
tpr(VPP)2	VPP rise time 2		0.1		300	ms
tpf(VPP)2	VPP fall time 2		3		300	ms
td(VCCr-VPPr)	VPPr delay time after VCCr	0V <u>&lt;</u> Vcc <u>&lt;</u> 4.75V	0			μs
td(VPPf-VCCf)	VCCf delay time after VPPf	0V <u>&lt;</u> VCC <u>&lt;</u> 4.75V	0			μs






Note 20 : Vccr and  $V_{ppr}(=V_{ccr})$  indicates any voltage when VCC voltage is in the range of 0V to 4.75V REG#="H"level

### POWER DOWN TIMING DIAGRAM

#### VPP 1 step tpf(Vcc) Vcc 4.75V trec(CE) 0.9xVcc Vccf $V_{IH}$ CE1#,CE2#\_ trec(CHE-VPP) trec(VPP-CEL) $0.1 \times VCC$ ov $V_{PP}$ td(Vppf-Vccf) Insertion/Withdraw $0.9 \times VPPH$ 11.4V Vcc+1V Vppf(=Vccr) tpf(VPP)1 0.1×VppH ov



Note 21: Vccr and Vppr(=Vccr) indicates any voltage when VCC voltage is in the range of 0 V to 4.75V REG#="H"level

#### **BLOCK PROGRAM/ERASE TIME**

Parameters	Lir	Unit	
rarameters	Тур.	Max.	Omt
Block erase time	1.6	10	S
Block proram time	0.6	2.1	S

Note 22: At Ta=25°C, Vpp=12V

23: Byte/word program time is about 9µs (typical), but not guaranteed.