

# TwinDie™ DDR2 SDRAM

**MT47H1G4 – 64 Meg x 4 x 8 Banks x 2 Ranks**
**MT47H512M8 – 32 Meg x 8 x 8 Banks x 2 Ranks**

## Features

- Uses 2Gb Micron die
- Two ranks (includes dual CS#, ODT, and CKE balls)
- Each rank has eight internal banks for concurrent operation
- $V_{DD} = V_{DDQ} = +1.8V \pm 0.1V$
- JEDEC-standard 63-ball FBGA
- Low-profile package 1.35mm MAX thickness

## Functionality

The 4Gb (TwinDie™) DDR2 SDRAM uses Micron's 2Gb DDR2 monolithic die and has similar functionality. This TwinDie data sheet is intended to provide a general description, package dimensions, and the ball-out only. Refer to Micron's 2Gb DDR2 data sheet for complete information or for specifications not included in this document.

## Options

- Configuration
  - 64 Meg x 4 x 8 banks x 2 ranks 1G4
  - 32 Meg x 8 x 8 banks x 2 ranks 512M8
- FBGA package (Pb-free)
  - 63-ball FBGA (12mm x 14mm) Rev. D THM
- Timing – cycle time
  - 2.5ns @ CL = 6 (DDR2-800) -25
  - 3.0ns @ CL = 5 (DDR2-667) -3
  - 3.75ns @ CL = 4 (DDR2-533) -37E
- Self refresh
  - Standard None
- Operating temperature
  - Commercial ( $0^{\circ}C \leq T_C \leq 85^{\circ}C$ ) None
- Revision :A

Note: 1. CL = CAS (READ) latency.

**Table 1: Key Timing Parameters**


Speed Grade	Data Rate (MT/s)				$t_{RCD}$ (ns)	$t_{RP}$ (ns)	$t_{RC}$ (ns)	$t_{RFC}$ (ns)
	CL = 3	CL = 4	CL = 5	CL = 6				
-25	400	533	667	800	15	15	55	197.5
-3	400	533	667	n/a	15	15	55	197.5
-37E	400	533	n/a	n/a	15	15	55	197.5

**Table 2: Addressing**

Parameter	1 Gig x 4	512 Meg x 8
Configuration	64 Meg x 4 x 8 banks x 2 ranks	32 Meg x 8 x 8 banks x 2 ranks
Refresh count	8K	8K
Row address	A[14:0] (32K)	A[14:0] (32K)
Bank address	BA[2:0] (8)	BA[2:0] (8)
Column address	A[11, 9:0] (2K)	A[9:0] (1K)

## Ball Assignments and Descriptions

Figure 1: 63-Ball FBGA – x4, x8 Ball Assignments (Top View)



Note: 1. Dark balls (with ring) designate balls that differ from the monolithic versions.

**Table 3: FBGA 83-Ball Descriptions**

Ball Number	Symbol	Type	Description
H8, H3, H7, J2, J8, J3, J7, K2, K8, K3, H2, K7, L2, L8, L3	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
G2, G3 G1	BA0, BA1, BA2	Input	<b>Bank address inputs:</b> BA[2:0] define to which bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
E8, F8	CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS/DQS#) is referenced to the crossings of CK and CK#.
F2, H1	CKE0, CKE1	Input	<b>Clock enable:</b> CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down and SELF REFRESH operations (all banks idle), or ACTIVATE power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_18 input but will detect a LVCMOS LOW level once V <sub>DD</sub> is applied during first power-up. After V <sub>REF</sub> has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF-REFRESH operation, V <sub>REF</sub> must be maintained.
L8	CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.
B3	DM	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls.
F9, J9	ODT0, ODT1	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ0–DQ7, DQS, DQS#, and DM. The ODT input will be ignored if disabled via the LOAD MODE command.
F7, G7, F3	RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered.

**Table 3: FBGA 83-Ball Descriptions (Continued)**

Ball Number	Symbol	Type	Description
C8, C2, D7, DQ3	DQ0, DQ1, DQ2, DQ3	I/O	<b>Data input/output:</b> Bidirectional data bus for x4 configuration.
C8, C2, D7, D3, D1, D9, B1, B9	DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7	I/O	<b>Data input/output:</b> Bidirectional data bus for x8 configuration.
B7, A8	DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
B3, A2	RDQS, RDQS#	I/O	<b>Redundant data strobe:</b> For the x8 configuration only. RDQS is enabled/disabled via the load mode command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, ball B3 becomes data mask (see DM ball). RDQS# is only used when RDQS is enabled <i>and</i> differential data strobe mode is enabled.
A1, E9, H9, L1	V <sub>DD</sub>	Supply	<b>Power supply:</b> 1.8V ±0.1V.
A9, C1, C3, C7, C9	V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> 1.8V ±0.1V. Isolated on the device for improved noise immunity.
E1	V <sub>DDL</sub>	Supply	<b>DLL power supply:</b> 1.8V ±0.1V.
E2	V <sub>REF</sub>	Supply	SSTL_18 reference voltage (V <sub>DDQ</sub> /2).
A3, E3, J1, K9	V <sub>SS</sub>	Supply	Ground.
E7	V <sub>SSDL</sub>	Supply	<b>DLL ground:</b> Isolated on the device from V <sub>SS</sub> and V <sub>SSQ</sub> .
A7, B2, B8, D2, D8	V <sub>SSQ</sub>	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
B1, B9, D1, D9	NF	–	<b>No function:</b> These balls are no function on the x4 configuration.
A2, A8	NU	–	<b>Not used:</b> For the x8 configuration only. If EMR(E10) = 0, A2 = RDQS# and A8 = DQS#. If EMR(E10) = 1, A2 and A8 are not used.
L7	RFU	–	Reserved for future use.

## Functional Description

The 4Gb (TwinDie) DDR2 SDRAM is a high-speed, CMOS dynamic random access memory device containing 4,294,967,296 bits and is internally configured as two 8-bank 2Gb DDR2 SDRAM devices.

Although each die is tested individually within the dual-die package, some TwinDie test results may vary from a like-die tested within a monolithic die package.


Each DDR2 SDRAM die uses a double data rate architecture to achieve high-speed operation. The DDR2 architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

Addressing of the TwinDie is identical to the monolithic device. Additionally, multiple chip selects select the desired rank.


This TwinDie data sheet is intended to provide a general description, package dimensions, and the ballout only. Refer to the Micron 2Gb DDR2 data sheet for complete information regarding individual die initialization, register definition, command descriptions, and die operation.

## Functional Block Diagrams

**Figure 2: 64 Meg x 4 x 8 Banks x 2 Ranks Functional Block Diagram**



**Figure 3: 32 Meg x 8 x 8 Banks x 2 Ranks Functional Block Diagram**



## Electrical Specifications – Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 4: Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
$V_{DD}$ supply voltage relative to $V_{SS}$	$V_{DD}$	1.0	2.3	V	1
$V_{DDQ}$ supply voltage relative to $V_{SSQ}$	$V_{DDQ}$	0.5	2.3	V	1, 2
$V_{DDL}$ supply voltage relative to $V_{SSL}$	$V_{DDL}$	0.5	2.3	V	1
Voltage on any ball relative to $V_{SS}$	$V_{IN}, V_{OUT}$	0.5	2.3	V	3
Input leakage current; any input $0V \leq V_{IN} \leq V_{DD}$ ; all other balls not under test = $0V$	$I_I$	10	10	$\mu A$	
Output leakage current; $0V \leq V_{OUT} \leq V_{DDQ}$ ; DQ and ODT disabled	$I_{OZ}$	10	10	$\mu A$	
$V_{REF}$ leakage current; $V_{REF}$ = valid $V_{REF}$ level	$I_{VREF}$	4	4	$\mu A$	

- Notes:
- $V_{DD}$ ,  $V_{DDQ}$ , and  $V_{DDL}$  must be within 300mV of each other at all times; this is not required when power is ramping down.
  - $V_{REF} \leq 0.6 \times V_{DDQ}$ ; however,  $V_{REF}$  may be  $\geq V_{DDQ}$  provided that  $V_{REF} \leq 300mV$ .
  - Voltage on any I/O may not exceed voltage on  $V_{DDQ}$ .

## Temperature and Thermal Impedance

It is imperative that the DDR2 SDRAM device's temperature specifications, shown in the following table, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 6 (page 8) for the applicable and available die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the thermal impedances listed below. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.


The DDR2 SDRAM device's safe junction temperature range can be maintained when the  $T_C$  specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to satisfy the case temperature specifications.

**Table 5: Temperature Limits**

Parameter	Symbol	Min	Max	Units	Notes
Storage temperature	$T_{STG}$	-55	150	°C	1
Operating temperature: commercial	$T_C$	0	85	°C	2, 3

- Notes:
1. MAX storage case temperature  $T_{STG}$  is measured in the center of the package, as shown in the figure below. This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15, "Recommended Soldering Parameters."
  2. MAX operating case temperature  $T_C$  is measured in the center of the package, as shown below.
  3. Device functionality is not guaranteed if the device exceeds maximum  $T_C$  during operation.

**Figure 4: Example Temperature Test Point Location**



Lmm x Wmm FGBA

**Table 6: Thermal Impedance**

Die Revision	Package	Substrate	$\Theta_{JA}$ (°C/W) Airflow = 0m/s	$\Theta_{JA}$ (°C/W) Airflow = 1m/s	$\Theta_{JA}$ (°C/W) Airflow = 2m/s	$\Theta_{JB}$ (°C/W)	$\Theta_{JC}$ (°C/W)	Notes
A	63-ball	2-layer	49.4	35.1	29.6	25.7	3.2	1
		4-layer	36.2	28.4	24.9	23.9		
Last shrink target	63-ball	2-layer	30.2	22.5	19.4	13.9	2.1	2
		4-layer	22.4	18.0	16.2	13.6		

- Notes:
1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.
  2. This is an estimate; simulated number and actual results could vary.



## Electrical Specifications – I<sub>CDD</sub> Parameters

**Table 7: DDR2 I<sub>DD</sub> Specifications and Conditions**

Notes: 1–8 apply to the entire table

Parameter/Condition	Combined Symbol	Individual Die Status	Bus Width	-25	-3E/-3	-37E	Units
<b>Operating one bank active-precharge current:</b> $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RAS} = t_{RAS\ MIN}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD0</sub>	I <sub>CDD0</sub> = I <sub>DD0</sub> + 13	x4, x8	128	113	103	mA
<b>Operating one bank active-read-precharge current:</b> I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RAS} = t_{RAS\ MIN}(I_{DD})$ , $t_{RCD} = t_{RCD}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data pattern is same as I <sub>DD4W</sub> (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD1</sub>	I <sub>CDD1</sub> = I <sub>DD1</sub> + 13	x4, x8	178	158	118	mA
<b>Precharge power-down current:</b> All banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2P</sub>	I <sub>CDD2P</sub> = I <sub>DD2P</sub> + I <sub>DD2P</sub>	x4, x8	20	20	20	mA
<b>Precharge quiet standby current:</b> All banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, CS# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2Q</sub>	I <sub>CDD2Q</sub> = I <sub>DD2Q</sub> + I <sub>DD2P</sub>	x4, x8	73	63	53	mA
<b>Precharge standby current:</b> All banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, CS# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD2N</sub>	I <sub>CDD2N</sub> = I <sub>DD2N</sub> + 13	x4, x8	83	73	63	mA
<b>Active power-down current:</b> All banks open; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating (individual die status: I <sub>CDD3P</sub> = I <sub>DD3P</sub> + I <sub>DD2P</sub> )	I <sub>CDD3P</sub>	Fast PDN exit MR[12] = 0	x4, x8	53	48	43	mA
		Slow PDN exit MR[12] = 1	x4, x8	24	24	24	
<b>Active power-down current:</b> All banks open; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating (individual die status: I <sub>CDD3N</sub> = I <sub>DD3N</sub> + 13)	I <sub>CDD3N</sub>	I <sub>CDD3N</sub> = I <sub>DD3N</sub> + 13	x4, x8	78	68	58	mA

**Table 7: DDR2 I<sub>DD</sub> Specifications and Conditions (Continued)**

Notes: 1–8 apply to the entire table

Parameter/Condition	Combined Symbol	Individual Die Status	Bus Width	-25	-3E/-3	-37E	Units
<b>Active standby current:</b> All banks open; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS\ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD4W</sub>	I <sub>CDD4W</sub> = I <sub>DD4W</sub> + 13	x4, x8	193	163	143	mA
<b>Operating burst read current:</b> All banks open, continuous burst reads, I <sub>out</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS\ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are switching; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD4R</sub>	I <sub>CDD4R</sub> = I <sub>DD4R</sub> + 13	x4, x8	203	183	163	mA
<b>Burst refresh current:</b> $t_{CK} = t_{CK}(I_{DD})$ ; refresh command at every $t_{RFC}(I_{DD})$ interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD5</sub>	I <sub>CDD5</sub> = I <sub>DD5</sub> + 13	x4, x8	313	293	273	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I <sub>CDD6</sub>	I <sub>CDD6</sub> = I <sub>DD6</sub> + I <sub>DD6</sub>	x4, x8	20	20	20	mA
<b>Operating bank interleave read current:</b> All bank interleaving reads, I <sub>out</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = $t_{RCD}(I_{DD}) - 1 \times t_{CK}(I_{DD})$ ; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RRD} = t_{RRD}(I_{DD})$ , $t_{RCD} = t_{RCD}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are stable during deselects; Data bus inputs are switching (inactive die is in I <sub>DD2P</sub> condition, but with inputs switching)	I <sub>CDD7</sub>	I <sub>CDD7</sub> = I <sub>DD7</sub> + 13	x4, x8	403	353	308	mA

- Notes:
1. I<sub>CDD</sub>/I<sub>DD</sub> specifications are tested after the device is properly initialized. 0°C ≤ T<sub>C</sub> ≤ +85°C. V<sub>DD</sub> = V<sub>DDQ</sub> = +1.8V ±0.1V; V<sub>DDL</sub> = +1.8V ±0.1V; V<sub>REF</sub> = V<sub>DDQ</sub>/2.
  2. I<sub>CDD</sub>/I<sub>DD</sub> parameters are specified with ODT disabled.
  3. Data bus consists of DQ, DM, DQS, DQS#, RDQS, and RDQS#. I<sub>DD</sub> values must be met with all combinations of EMR bits 10 and 11.
  4. I<sub>CDD</sub>/I<sub>DD</sub> values must be met with all combinations of EMR bits 10 and 11.
  5. Definitions for I<sub>CDD</sub>/I<sub>DD</sub> conditions:

**LOW** V<sub>IN(AC)</sub> ≤ V<sub>IL(AC)max</sub>

**HIGH** V<sub>IN</sub> ≥ V<sub>IH(AC)min</sub>

**Stable** Inputs stable at a HIGH or LOW level

**Floating** Inputs at V<sub>REF</sub> = V<sub>DDQ</sub>/2

**Switching** Inputs changing between HIGH and LOW every other clock cycle (once per two clocks) for address and control signals

**Switching** Inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals, not including masks or strobes


6. I<sub>DD1</sub>, I<sub>DD4R</sub>, and I<sub>DD7</sub> require A12 in EMR1 to be enabled during testing.
7. I<sub>CDD</sub> values reflect the combined current of both individual die. I<sub>DDx</sub> represents individual die values.
8. The following I<sub>DD</sub> values must be derated (I<sub>DD</sub> limits increase) on IT-option or on AT-option devices when operated outside of the range 0°C ≤ T<sub>C</sub> ≤ 85°C:

**When T<sub>C</sub> ≤ 0°C** I<sub>DD2P</sub> and I<sub>DD3P(SLOW)</sub> must be derated by 4%; I<sub>DD4R</sub> and I<sub>DD5W</sub> must be derated by 2%; and I<sub>DD6</sub> and I<sub>DD7</sub> must be derated by 7%

**When T<sub>C</sub> ≥ 85°C** I<sub>DD0</sub>, I<sub>DD1</sub>, I<sub>DD2N</sub>, I<sub>DD2Q</sub>, I<sub>DD3N</sub>, I<sub>DD3P(FAST)</sub>, I<sub>DD4R</sub>, I<sub>DD4W</sub>, and I<sub>DD5W</sub> must be derated by 2%; I<sub>DD2P</sub> must be derated by 20%; I<sub>DD3P</sub> slow must be derated by 30%; and I<sub>DD6</sub> must be derated by 80% (I<sub>DD6</sub> will increase by this amount if T<sub>C</sub> < 85°C and the 2X refresh option is still enabled)

## Package Dimensions

**Figure 5: 63-Ball FBGA (12mm x 14mm)**



Note: 1. All dimensions are in millimeters.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
[www.micron.com/productsupport](http://www.micron.com/productsupport) Customer Comment Line: 800-932-4992  
 Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.