

PUMA 68S2000X - 012/015/017/020

Issue 5.1 August 1999

Description

The PUMA68 range of devices provide a high density surface mount industry standard memory solution which may accommodate various memory technologies including SRAM, EEPROM and Flash. The devices are designed to offer a defined upgrade path and may be user configured as 16 or 32 bits wide.

The PUMA68S2000X is a 64Kx32 SRAM module housed in a 68 Jleaded package which complies with the JEDEC 68 PLCC standard. Access times of 12, 15, 17 and 20ns are available. The 5V device is available to commercial and industrial temperature grade.

128Kx32 and 256Kx32 and 512Kx32 SRAM PUMA68 devices are available in the same footprint to offer a defined upgrade path.


Features

- Access times of 12, 15, 17 or 20ns.
- •5V <u>+</u> 10%.
- Commercial and Industrial temperature grades
- 68 J Lead Suface Mount Package.
- JEDEC standard footprint.
- User Configurable as 8 / 16 / 32 bits wide
- Operating Power (32 Bit) 2.31W (max)
- Low power standby. (TTL) 330mW (max) (CMOS) 83mW (max)

Package Details

PUMA 68 - Plastic 68 'J' Leaded Package Max. Dimensions - 0.988" x 0.988" x 0.200"

Block Diagram



Pin	Def	initic	n
Ş	See	page	2.

Pin Functions

Description	Signal
Address Input	A0~A15
Data Input/Output	D0~D31
Chip Select	/CS1~2
Byte Select	/BS0~3
Write Enable	/WE
Output Enable	/OE
No Connect	NC
Power	V _{cc}
Ground	V _{SS}

Pin Definition - PUMA68S2000X

Pin	Signal	Pin	Signal
1	V _{cc}	35	V _{cc}
2	/CS2	36	A13
3	/BS0	37	A12
4	/BS1	38	A11
5	/BS2	39	A10
6	/BS3	40	A9
7	NC	41	A8
8	NC	42	A7
9	D16	43	D0
10	D17	44	D1
11	D18	45	D2
12	D19	46	D3
13	V _{SS}	47	V _{SS}
14	D20	48	D4
15	D21	49	D5
16	D22	50	D6
17	D23	51	D7
18	V _{cc}	52	V _{cc}
19	D24	53	D8
20	D25	54	D9
21	D26	55	D10
22	D27	56	D11
23	V _{SS}	57	V _{SS}
24	D28	58	D12
25	D29	59	D13
26	D30	60	D14
27	D31	61	D15
28	A6	62	A14
29	A5	63	A15
30	A4	64	NC
31	A3	65	/WE
32	A2	66	/OE
33	A1	67	/CS1
34	A0	68	NC

Absolute Maximum Ratings⁽¹⁾

Parameter	Symbol	Min		Max	Unit
Voltage on any pin relative to V_{SS}	V _T ⁽²⁾	-0.3	to	+7.0	V
Power Dissipation	PT		2.0		W
Storage Temperature	T _{STG}	-55	to	+125	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability (2) V_{τ} can be -2.0V pulse of less than 10ns

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3	V
Input Low Voltage	VIL	-0.3	-	0.8	V
Operating Temperature (Commercial)	T _A	0	-	70	°C
(Industrial)	T _{AI}	-40	-	85	°C

DC Electrical Characteristics

 $(V_{cc}=5V\pm10\%, T_{A}=0^{\circ}C \text{ to }+70^{\circ}C)$

Parameter		Symbol	Test Condition	Min	Тур	Max	Unit
Input Leakage Current	Address, /OE,/WE	ILI	$0V \leq V_{\text{IN}} \leq V_{\text{CC}}$	-4	-	4	μΑ
Output Leakage Current		I _{LO}	/CS1~2=V _{IH} , V _{I/O} =GND to V_{CC}	-4	-	4	μΑ
Operating Supply Current ⁽²⁾	32 Bit	I _{CC1}	Min. Cycle, /CS1~2=V _{IL} ,V _{IL} ≤V _{IN} ≤V _{CC} - 2.1V,/BS0~3=V _{IL}	-	-	420	mA
	16 Bit	I _{CC2}	Min. Cycle, ,/BS0~3=V _{IL} ,V _{IL} ≤V _{IN} ≤V _{CC} - 2.1V,/CS1=V _{IL} or ,/CS2=V _{IL}	-	-	260	mA
Standby Supply Current	TTL	I _{SB1}	/CS1~2=V _{IH}	-	-	60	mA
	CMOS	I _{SB2}	/CS1~2 <u>></u> V _{CC} -0.2V, 0.2V ≤V <u>IN≤</u> V _{CC} -0.2V	-	-	15	mA
Output Voltage Low		Vol	I _{OL} =8.0mA	-	-	0.4	V
Output Voltage High		V _{OH}	I _{OH} =-4.0mA	2.4	-	-	V

Notes : Typical Values are at V_{cc} =5.0V, T_A =25°C and specified loading.

Capacitance

 $(V_{cc} = 5.0V \pm 10\%, T_{A} = 25^{\circ}C)$


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Capacitance, (Address, /OE, /WE)	C _{IN1}	V _{IN} =0V	-	-	20	pF
I/P Capacitance, (other)	C _{IN2}	V _{IN} =0V			10	
I/O Capacitance, (16 bit mode - worst case)	C _{I/O}	V _{I/O} =0V	-	-	24	pF

Note : These Parameters are calculated not measured.

Test Conditions

Output Load

- Input pulse levels : 0V to 3.0V
- Input rise and fall times : 3ns
- Input and Output timing reference levels : 1.5V
- Output Load : See Load Diagram.
- V_{cc} = 5V<u>+</u>10%



Operation Truth Table

/CS1	/CS2	/BS0	/BS1	/BS2	/BS3	/OE	/WE	Supply Current	Mode
L	L	L	Н	Н	н	Х	L	I _{CC1}	Write D0~D7
L	L	Н	L	Н	Н	Х	L	I _{CC1}	Write D8~D15
L	L	Н	н	L	Н	Х	L	I _{CC1}	Write D16~D23
L	L	Н	Н	Н	L	Х	L	I _{CC1}	Write D24~D31
L	L	L	L	Н	Н	Х	L	I _{CC1}	Write D0~D15
L	L	H	Н	L	L	Х	L	I _{CC1}	Write D16~D31
L	L	L	L	L	L	Х	L	I _{CC1}	Write D0~D31
L	L	Н	н	Н	н	Х	L	I _{CC1}	D0~D31, High Z
L	L	L	н	Н	н	L	Н	I _{CC1}	Read D0~D7
L	L	Н	L	Н	Н	L	Н	I _{CC1}	Read D8~D15
L	L	Н	н	L	Н	L	Н	I _{CC1}	Read D16~D23
L	L	Н	н	Н	L	L	Н	I _{CC1}	Read D24~D31
L	L	L	L	Н	Н	L	Н	I _{CC1}	Read D0~D15
L	L	Н	н	L	L	L	Н	I _{CC1}	Read D16~D31
L	L	L	L	L	L	L	Н	I _{CC1}	Read D0~D31
L	L	Х	Х	Х	Х	Н	Н	Icc1	D0~D31 High-Z
L	Н	L	L	х	х	Х	L	I _{CC2}	Write D0~D15, D16~31 Standby
L	н	L	н	х	х	Х	L	I _{CC2}	Write D0~D7, D16~31 Standby
L	Н	Н	L	х	х	Х	L	I _{CC2}	Write D8~D15, D16~31 Standby
L	Н	Н	Н	х	х	Х	L	I _{CC2}	D0~D15 High-Z, D16~31 Standby
L	Н	х	х	х	х	Н	н	I _{CC2}	D0~D15 High-Z, D16~31 Standby
н	L	х	х	L	L	Х	L	I _{CC2}	D0~15 Standby, Write D16~31
н	L	х	х	L	Н	х	L	I _{CC2}	D0~15 Standby, Write D16~23
н	L	х	х	н	L	х	L	I _{CC2}	D0~15 Standby, Write D24~31
н	L	х	х	н	н	х	L	Icc2	D0~15 Standby, D16~31 High
н	L	х	х	х	х	Н	Н	Icc2	D0~15 Standby, D16~31 High Z
Н	Н	Х	Х	Х	Х	Х	Х	I_{SB1}, I_{SB2}	D0~D31 Standby

Notes : $H=V_{IH}$: $L=VI_L$: $X=V_{IH}$ or V_{IL}

Read Cycle


		1	2	1	5	1	7	2	0	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Read Cycle Time	t _{RC}	12	-	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	17	-	20	ns
Chip Select Access Time	t _{ACS}	-	12	-	15	-	17	-	20	ns
Byte Select Access Time	t _{BA}	-	6		7	-	8	-	9	ns
Output Enable to Output Valid	t _{OE}	-	6	-	7	-	8	-	9	ns
Output Hold From Address Change	t _{он}	3	-	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z	t _{CLZ}	3	-	3	-	3	-	3	-	ns
Byte Selection to Output in Low Z	t _{BLZ}	0	-	0	-	0	-	0	-	ns
Output Enable to Output in Low Z	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	t _{CHZ}	0	6	0	7	0	8	0	9	ns
Output Disable to Output in High Z	t _{онz}	0	6	0	7	0	8	0	9	ns
Byte Deselction to Output in High Z	t _{BHZ}	0	6	0	7	0	8	0	9	ns

Write Cycle

		1	2	1	5	1	7	2	0	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Cycle Time	t _{wc}	12	-	15	-	17	-	20	-	ns
Chip Selection to End of Write	t _{cw}	8	-	10	-	11	-	12	-	ns
Byte Selection to End of Write	t _{BW}	8	-	10	-	11	-	12	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	11	-	12	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t _{WP}	8	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output in High Z	t _{WHZ}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	9	-	ns
Data Hold time from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t _{ow}	3	-	3	-	3	-	3	-	ns


Timing Waveforms

Read Cycle 1



Read Cycle 2


 $(/WE = V_{III})$



NOTES(READCYCLE)

1. /WE is high for read cycle.


- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. $t_{\rm HZ}$ and $t_{\rm OHZ}$ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to $V_{\rm OH}$ or $V_{\rm OL}$ levels.
- 4. At any given temperature and voltage condition, $t_{HZ}(Max.)$ is less than $t_{LZ}(Min.)$ both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with /CS=V $_{\rm IL}$
- 7. Address valid prior to coincident with /CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low; A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as /CS or /WE going high.
- If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
 of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When /CS is low I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

(OE = Low Fixed)




NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low; A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as /CS or /WE going high.
- 6. If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.


- 9. Dout is the read data of the new address.
- 10.When /CS is low I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low; A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. $t_{\mbox{\tiny CW}}$ is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as /CS or /WE going high.
- 6. If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When /CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

(/UB, /LB Controlled)





NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low; A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS or /WE going high.
- 6. If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When /CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.


Package Details

PUMA 68 Pin JEDEC Surface Mount PLCC





Ordering Information



Note :

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.

Co Planarity

Specified as +/- 2 thou max.

Visual Inspection Standard

All devices inspected to ANSI/J-STD-001B Class 2 standard

Moisture Sensitivity

Devices are moisture sensitive.

Shelf Life in Sealed Bag 12 months at <40°C and <90% relative humidity (RH).

After this bag has been opened, devices that will be subjected to infrared reflow, vapour phase reflow, or equivalent processing (peak package body temp 220°C) **must be** :

A : Mounted within 72 Hours at factory conditions of <30°C/60% RH

OR

B : Stored at <20% RH

If these conditions are not met or indicator card is >20% when read at $23^{\circ}C$ +/-5% devices **require baking** as specified below.

If baking is required, devices may be baked for :-

A : 24 hours at 125°C +/-5% for high temperature device containers

OR

B : 192 hours at 40° C + 5° C/- 0° C and <5% RH for low temperature device containers.

Packaging Standard

Devices packaged in dry nitrogen, JED-STD-020.

Packaged in trays as standard.

Tape and reel available for shipment quantities exceeding 200pcs upon request.

Soldering Recomendations

IR/Convection -	Ramp Rate	6°C/sec max.
	Temp. exceeding 183°C	150 secs. max.
	Peak Temperature	225°C
	Time within 5°C of peak	20 secs max.
	Ramp down	6°C/sec max.
Vapour Phase -	Ramp up rate	6°C/sec max.
	Peak Temperature	215 - 219°C
	Time within 5°C of peak	60 secs max.
	Ramp down	6°C/sec max.

The above conditions must not be exceeded

Note: The above recomendations are based on standard industry practice. Failure to comply with the above recommendations invalidates product warranty.