

# SOB8UV6484-(67/84/100/125)T-S

## 64MByte (8M x 64) CMOS Synchronous DRAM Module

### General Description

The SOB8UV6484-(67/84/100/125)T-S is a high performance, 64-megabyte synchronous, dynamic RAM module organized as 8M words by 64 bits, in a 144-pin, small outline dual-in-line memory module (SODIMM) package.

The module utilizes eight Fujitsu MB81164842A-(67/84/100/125) PFTN CMOS 8Mx8 synchronous dynamic RAMs in surface mount package (TSOP) on an epoxy laminated substrate. Each device is accompanied by a decoupling capacitor for improved noise immunity.

A 256 Byte Serial EEPROM contains the module configuration information.

### Features

- High Density 64MByte
- Cycle Time: 8ns (125 MHz), 10ns (100 MHz), 12ns (84 MHz), 15ns (67 MHz)
- Low Power: Active 5.6W (125 MHz), 4.9W (100 MHz), 4.5W (84 MHz), 4.0W (67 MHz)
- LVTTTL-compatible inputs and outputs
- Separate power and ground planes to improve noise immunity
- Single power supply of 3.3V±0.3V
- Height: 1.060 inch

### ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +4.6	V
Power Dissipation	P <sub>T</sub>	10.4	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Short Circuit Output Current	I <sub>OS</sub>	±50	mA

### RECOMMENDED DC OPERATING CONDITIONS

(T<sub>A</sub> = 0 to +70 °C)

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High voltage	2.0	-	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low voltage	-0.5	-	0.8	V


### Functional Diagram



- Notes:
1. A~A11 to all the devices.
  2. CLKs are terminated using 10 ohm series resistors.
  3. A0~A2 of serial PD EEPROM are grounded.
  4. Each 8mx16 Block comprises two 8Mx8 SDRAMs.
  5. DQMs vs Data I/Os
 

DQMB0 controls	DQ0 ~ DQ7
DQMB1 controls	DQ8 ~ DQ15
DQMB2 controls	DQ16 ~ DQ23
DQMB3 controls	DQ24 ~ DQ31
DQMB4 controls	DQ32 ~ DQ39
DQMB5 controls	DQ40 ~ DQ47
DQMB6 controls	DQ48 ~ DQ55
DQMB7 controls	DQ56 ~ DQ63

6. Clock Wiring



## SOB8UV6484-(67/84/100/125)T-S

### Pin Name

A0~A11	Row Addresses	DQMB0-DQMB7	DQ Mask Enables
A0~A8	Column Addresses	CS0*	Chip Select
BA0, BA1	Bank Select Address	WE*	Write Enable
DQ0~DQ63	Data Inputs/Outputs	SCL	Serial Clock
CLK0, CLK1	Clock Inputs	SDA	Serial Data Input/Output
RAS*	Row Address Strobes	V <sub>CC</sub>	Power Supply
CAS*	Column Address Strobes	V <sub>SS</sub>	Ground
CKE0	Clock Enables	NC	No Connection

Pin No.	Pin Designation	Pin No.	Pin Designation	Pin No.	Pin Designation	Pin No.	Pin Designation
1	V <sub>SS</sub>	2	V <sub>SS</sub>	73	NC	74	CLK1
3	DQ0	4	DQ32	75	V <sub>SS</sub>	76	V <sub>SS</sub>
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	V <sub>CC</sub>	82	V <sub>CC</sub>
11	V <sub>CC</sub>	12	V <sub>CC</sub>	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	V <sub>SS</sub>	92	V <sub>SS</sub>
21	V <sub>SS</sub>	22	V <sub>SS</sub>	93	DQ20	94	DQ52
23	DQMB0	24	DQMB4	95	DQ21	96	DQ53
25	DQMB1	26	DQMB5	97	DQ22	98	DQ54
27	V <sub>CC</sub>	28	V <sub>CC</sub>	99	DQ23	100	DQ55
29	A0	30	A3	101	V <sub>CC</sub>	102	V <sub>CC</sub>
31	A1	32	A4	103	A6	104	A7
33	A2	34	A5	105	A8	106	BA0 (Note)
35	V <sub>SS</sub>	36	V <sub>SS</sub>	107	V <sub>SS</sub>	108	V <sub>SS</sub>
37	DQ8	38	DQ40	109	A9	110	BA1 (Note)
39	DQ9	40	DQ41	111	A10/AP (Note)	112	A11
41	DQ10	42	DQ42	113	V <sub>CC</sub>	114	V <sub>CC</sub>
43	DQ11	44	DQ43	115	DQMB2	116	DQMB6
45	V <sub>CC</sub>	46	V <sub>CC</sub>	117	DQMB3	118	DQMB7
47	DQ12	48	DQ44	119	V <sub>SS</sub>	120	V <sub>SS</sub>
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	V <sub>SS</sub>	56	V <sub>SS</sub>	127	DQ27	128	DQ59
57	NC	58	NC	129	V <sub>CC</sub>	130	V <sub>CC</sub>
59	NC	60	NC	131	DQ28	132	DQ60
61	CLK0	62	CKE0	133	DQ29	134	DQ61
63	V <sub>CC</sub>	64	V <sub>CC</sub>	135	DQ30	136	DQ62
65	RAS*	66	CAS*	137	DQ31	138	DQ63
67	WE*	68	NC	139	V <sub>SS</sub>	140	V <sub>SS</sub>
69	CS0*	70	NC	141	SDA	142	SCL
71	NC	72	NC	143	V <sub>CC</sub>	144	V <sub>CC</sub>

Notes: 1. Address A10 : Initiates Auto-Precharge  
2. Address BA0,BA1 : Bank select within the SDRAM devices.

**SERIAL PD INFORMATION**

Byte#	Function Described	Function Supported	Hex Value
0	# Bytes Written into serial memory at module mfr	128 bytes	80h
1	Total # bytes of SPD memory device	256 bytes	08h
2	Fundamental memory type	SDRAM	04h
3	# Row Address on this assembly	12	0Ch
4	# Column Addresses on this assembly	9	09h
5	# Module Banks on this assembly	1	01h
6	Data Width of this assembly	64 bits	40h
7	Data Width of this assembly (continued)		00h
8	Voltage interface standard of this assembly	LVTTTL	01h
9	SDRAM cycle time at CL=3 (tCLK)	8ns	80h
		10ns	A0h
		12ns	C0h
		15ns	F0h
10	SDRAM Access from Clock at CL=3 (tAC)	7.5ns	75h
		8.5ns	85h
		8.5ns	85h
		9.0ns	90h
11	DIMM configuration type	Non-Parity	00h
12	Refresh Rate/Type	S/R, Normal 15.6 $\mu$ s	80h
13	SDRAM Width Primary DRAM	x8	08h
14	ECC SDRAM Data Width	N/A	00h
15	Min. clock delay, Back to Back Random Column Addresses (ICCD)	1CLK	01h
16	Burst Length Supported	1, 2, 4, 8 & Full	8Fh
17	# Banks on each SDRAM device	4	04h
18	CAS# Latency	2, 3	06h
19	CS# Latency	0	01h
20	Write Latency	0	01h
21	SDRAM Module Attribute	Non-Buffered/Registered	00h
22	SDRAM Device Attribute	Vcc, B/R, S/W, P/A, A/P	0Eh
23	Min Clock cycle Time at CL=2 (tCLK)	12ns	C0h
		15ns	F0h
		17ns	20h
24	Max. Data Access Time from clock at CL=2 (tAC)	9.0ns	90h
		9.0ns	90h
		10ns	A0h
		10ns	A0h
25	Min Clock cycle Time at CL=1 (tCLK)	N/A	00h
26	Max. Data Access Time from clock at CL=1 (tAC)	N/A	00h
27	Min. Row Precharge Time (tRP)	29ns	1Dh
		30ns	1Eh
		35ns	23h
		40ns	28h
28	Min. Row Active Delay (tRRD)	16ns	10h
		20ns	14h
		20ns	14h
		20ns	14h
29	Min. RAS to CAS Delay (tRCD)	24ns	18h
		30ns	1Eh
		30ns	1Eh
		30ns	1Eh
30	Min. RAS Pulse Width (tRAS)	48ns	30h
		60ns	3Ch
		65ns	41h
		70ns	46h
31	Module Bank Density	64MB	10h
32-61	Superset Information		00h
62	SPD Revision	Rev. 1	01h
63	Checksum for bytes 0-62		
64-127	Manufacturer's Information		
128+	Unused Storage Locations		

## SOB8UV6484-(67/84/100/125)T-S

### DC CHARACTERISTICS

( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_A = 0$  to  $+70^\circ$ )

Parameter	Symbol	Test Condition	125		100		84		67		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	$I_{CC1}$	No Burst, $t_{CK} = \text{min.}$ $t_{RC} = \text{min.}$	-	720	-	640	-	600	-	560	mA	1, 2
		No Burst, $t_{CK} = \text{min.}$ , $t_{RC} = \text{min.}$ All Banks Active	-	1280	-	1120	-	1040	-	960	mA	1, 2
Precharge Standby Current	$I_{CC2}$	CKE $= V_{IL}$ , $t_{CK} = \text{min.}$ All Banks Idle	-	16	-	16	-	16	-	16	mA	1, 2
		CKE $= V_{IH}$ , $t_{CK} = \text{min.}$ All Banks Idle	-	160	-	160	-	160	-	160	mA	1, 2
Active Standby Current	$I_{CC3}$	CKE $= V_{IL}$ , $t_{CK} = \text{min.}$ Any Bank Active	-	40	-	40	-	40	-	40	mA	1, 2
		CKE $= V_{IH}$ , $t_{CK} = \text{min.}$ Any Bank Active	-	200	-	200	-	200	-	200	mA	1, 2
Burst Mode Current	$I_{CC4}$	$t_{CK} = \text{min.}$	-	1100	-	960	-	920	-	680	mA	1, 2
Refresh Current	$I_{CC5}$	$t_{CK} = \text{min.}$ , $t_{RC} = \text{min.}$ , $t_{RRD} = \text{min.}$ Auto Refresh	-	1560	-	1360	-	1240	-	1120	mA	1, 2
Self Refresh Current	$I_{CC6}$	CKE $= V_{IL}$	-	16	-	16	-	16	-	16	mA	1, 2
Input Leakage	$I_{LI}$	$0V \leq V_{in} \leq V_{CC}$	-180	180	-180	180	-180	180	-180	180	$\mu A$	
Output Leakage Current	$I_{LO}$	$0V \leq V_{out} \leq V_{CC}$ $D_{out} = \text{Disable}$	-10	10	-10	10	-10	10	-10	10	$\mu A$	
Output High Voltage	$V_{OH}$	High $I_{out} = -2\text{mA}$	2.4	-	2.4	-	2.4	-	2.4	-	V	
Output Low Voltage	$V_{OL}$	Low $I_{out} = 2\text{mA}$	-	0.4	-	0.4	-	0.4	-	0.4	V	

†CL = CAS\* Latency

- Notes:
- $I_{CC}$  depends on output load condition when the device is selected  $I_{CC}$  (max.) is specified at the output open condition.
  - An initial pulse of 200 $\mu s$  is required after power-up followed by a minimum of eight Auto-Refresh-Cycles.

### CAPACITANCE

( $T_A = +25^\circ C$ ,  $V_{CC} = 3.3V \pm 0.3V$ )

Parameter	Symbol	Max.	Unit	Note
Input Capacitance (Address, WE*, RAS*, CAS*)	$C_{I1}$	45	pF	1
Input Capacitance (DQMBs)	$C_{I2}$	10	pF	1
Input Capacitance (CS0*, CKE0)	$C_{I3}$	45	pF	1
Input Capacitance (CLK0, CLK1)	$C_{I4}$	25	pF	1
Input/Output Capacitance (DQ0–DQ63)	$C_{I/O}$	12	pF	1, 2

- Notes:
- Capacitance is measured with Boonton Meter or effective capacitance method.
  - CAS\* -  $V_{IH}$  to disable  $D_{out}$ .

**AC CHARACTERISTICS**

 (TA = 0 to +70°C, V<sub>CC</sub> = 3.3V±0.3V, V<sub>SS</sub> = 0V)


Parameter		Symbol	Unit	125		100		84		67		Notes
Clock Period	CL=3	t <sub>CK</sub>	ns	8	-	10	-	12	-	15	-	1, 2, 3, 6
	CL=2			12	-	15	-	17	-	20	-	
Transition Time		t <sub>T</sub>	ns	0.5	2	0.5	2	0.5	2	0.5	2	1, 2, 3
Clock High Time		t <sub>CH</sub>	ns	3.5	-	3.5	-	4	-	4	-	1, 2, 3
Clock Low Time		t <sub>CL</sub>	ns	3.5	-	3.5	-	4	-	4	-	1, 2, 3
Input Setup Time		t <sub>SI</sub>	ns	2.5	-	3.0	-	3.0	-	3.0	-	1, 2, 3
Input Hold Time		t <sub>HI</sub>	ns	1.0	-	1.0	-	1.0	-	1.0	-	1, 2, 3
Output Valid from Clock	CL=3	t <sub>AC</sub>	ns	-	7.5	-	8.5	-	8.5	-	9.0	1, 2, 3
	CL=2			-	9	-	9	-	10	-	10	
Output In Low-Z		t <sub>LZ</sub>	ns	2	-	3	-	3	-	3	-	1, 2, 3
Output in High-Z		t <sub>HZ</sub>	ns	2	-	3	-	3	-	3	-	1, 2, 3, 4
Output Hold Time		t <sub>OH</sub>	ns	2	-	3	-	3	-	3	-	1, 2, 3
Time between Refresh		t <sub>REF</sub>	ms	-	65.6	-	65.6	-	65.6	-	65.6	1, 2, 3
RAS Cycle Time		t <sub>RC</sub>	ns	77	-	90	-	100	-	110	-	1, 2, 3, 5
RAS Access Time		t <sub>RAC</sub>	ns	-	45	-	54	-	56	-	60	1, 2, 3
CAS Access Time		t <sub>CAC</sub>	ns	-	21	-	24	-	26	-	30	1, 2, 3
RAS Precharge Time		t <sub>RP</sub>	ns	29	-	30	-	35	-	40	-	1, 2, 3
RAS Active Time		t <sub>RAS</sub>	ns	48	100000	60	100000	65	100000	70	100000	1, 2, 3
RAS to CAS Delay Time		t <sub>RCD</sub>	ns	24	-	30	-	30	-	30	-	1, 2, 3
Write Recovery Time		t <sub>WR</sub>	ns	8	-	10	-	12	-	15	-	1, 2, 3
RAS to RAS Delay Time		t <sub>RRD</sub>	ns	16	-	20	-	20	-	20	-	1, 2, 3
Power-down Exit Time		t <sub>PDE</sub>	ns	3	-	3	-	4	-	5	-	1, 2, 3
CKE to Clock Disable		t <sub>CKE</sub>	cycle	1		1		1		1		
DQM to Output in High-Z		t <sub>DQZ</sub>	cycle	2		2		2		2		
DQM to Input Data Delay		t <sub>DQD</sub>	cycle	0		0		0		0		
Last Output to Write Command Delay		t <sub>OWD</sub>	cycle	2		2		2		2		
Write Command to Input Data Delay		t <sub>DWD</sub>	cycle	0		0		0		0		
Precharge to Output in High-Z Delay	CL=3	t <sub>ROH</sub>	cycle	3		3		3		3		
	CL=2			2		2		2		2		
Burst Stop Command to Output in High-Z Delay	CL=3	t <sub>BSH</sub>	cycle	3		3		3		3		
	CL=2			2		2		2		2		
Mode Register Access to Bank Active (min.)		t <sub>MRD</sub>	cycle	2		2		2		2		
CAS to CAS Delay		t <sub>CCD</sub>	cycle	1		1		1		1		
CAS Bank Delay		t <sub> CBD</sub>	cycle	1		1		1		1		
Write to Precharge Read Delay	CL=3	t <sub>RWL</sub>	cycle	1		1		1		1		
	CL=2			1		1		1		1		

- Notes:
1. An initial pulse of at least 200μs is required after power-up followed by a minimum of eight auto refresh cycles.
  2. AC characteristics assume t<sub>T</sub> = 1 ns and 50pF capacitive load. If t<sub>T</sub> is longer than 1 ms, reference level for measuring time of input signal is V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
  3. 1.4V is the reference level for measuring timing of input signals.
  4. t<sub>HZ</sub> and t<sub>OH</sub> defines the time at which the outputs achieve ±200mV.
  5. Actual clock output of t<sub>RC</sub> will be sum clock of t<sub>RAS</sub> and t<sub>RP</sub>
  6. 20ns is not supported in SPD.

# SOB8UV6484-(67/84/100/125)T-S

## Physical Dimensions

144-pin (72x2) DIMM



( All dimensions are in inches with 0.005" tolerance unless otherwise specified)

## Ordering Information

**S O B 8 U V 64 8 4 \_ \_ \_ - 100 T - \_ S**

(1) (2) (3) (4) (5) (6) (7) (8) (8a) (9) (10) (11) (12) (13) (14) (15)

(1) **Memory Type**

S : SDRAM  
G : SGRAM

(2) **Module Shape**

S : SIMM  
D : DIMM  
O : Small Outline DIMM

(3) **Module Pin Count**

A : 72-pin  
B : 144-pin  
C : 168-pin  
D : 200-pin

(4) **Word Depth**

1 : 1M  
2 : 2M  
4 : 4M  
8 : 8M  
256 : 256K  
512 : 512K

(5) **Buffer Type**

B : Buffered  
U : Unbuffered

(6) **Operating Voltage**

V : 3,3V

(7) **Data Width**

(ex. 64=x64, 72=x72 etc.)

(8) **Device Configuration**

4 : x4  
8 : x8  
1 : x16  
3 : x32

(8a) **Refresh**

2 : 2krf  
4 : 4krf

(9) **Interface Level**

Blank : LVTTTL  
S : SSTL

(10) **Module Revision / Applied "Standard" \*1**

Blank : Rev. 0  
A : Rev. 1  
B : Rev. 2 (etc.)

\*1 When DRAM device or PCB is revised, the revision is changed

(11) **Power consumption**

Blank : Standard  
L : Low Power

(12) **Clock Frequency**

67 : 67Mhz  
84 : 84Mhz  
100 : 100Mhz  
125 : 125Mhz

(13) **Package of Component**

J : SOJ  
T : TSOP

(14) **Private Brand Name \*2**

Blank : Common Products  
G : FMG Brand

\*2 This column is applicable to custom modules, NOT applicable to JEDEC standard commodity products

(15) **Assembly & Test Site**

S : Smart Modular Technologies



## **SOB8UV6484-(67/84/100/125)T-S**

---

### **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED  
Memory Marketing Dept.  
4-1-1, Kamikodanaka Nakahara-ku,  
Kawasaki 211-88, Japan  
Tel: (044)754-3767  
FAX: (044)754-3343

#### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
3545 North First Street  
San Jose, CA 95134-1804, USA.  
Tel: 408-922-9000  
FAX: 408-432-9044, 9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
FAX: (06103) 690-122

#### **Asia**

FUJITSU MICROELECTRONICS ASIA PTE LIMITED  
#05-08, 151 Lorong Chuan  
NewTechPark  
Singapore 556741  
Tel: (65) 281 0770  
FAX: (65) 281 0220

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information given in this document have been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any licence under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.