UT8Q512K32E 16 Megabit RadTol SRAM MCM

Data Sheet September 30, 2008



FEATURES

- □ 25ns maximum (3.3 volt supply) address access time
- ☐ MCM contains four (4) 512Kx8 industry-standard asynchronous SRAMs; the control architecture allows operation as 8, 16, 24 or 32-bit data width
- ☐ TTL compatible inputs and output levels, three-state bidirectional data bus
- ☐ Operational environment:
 - Total dose: 50 krads(Si)
 - SEL Immune >110 MeV-cm²/mg
 - SEU LET_{TH} $(0.25) = >52 \text{ MeV-cm}^2/\text{mg}$
 - Saturated Cross Section, 2.8E-8 cm²/bit
 - ≤1.1E-9 errors/bit-day, Adams 90% geosynchronous heavy ion

☐ Packaging:

- 68-lead dual cavity ceramic quad flatpack (CQFP) (11.0 grams)
- ☐ Standard Microcircuit Drawing 5962-01533
 - QML Q compliant part

INTRODUCTION

The UT8Q512K32E RadTol product is a high-performance 2M byte (16Mbit) CMOS static RAM multi-chip module (MCM), organized as four individual 524,288 x 8 bit SRAMs with a common output enable. Memory expansion is provided by an active LOW chip enable ($\overline{\rm E}{\rm n}$), an active LOW output enable ($\overline{\rm G}{\rm j}$), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected.

Writing to each memory is accomplished by taking Chip Enable $(\overline{E}n)$ input LOW and write enable $(\overline{W}n)$ inputs LOW. Data on the eight I/O pins $(DQ_0$ through $DQ_7)$ is then written into the location specified on the address pins $(A_0$ through $A_{18})$. Reading from the device is accomplished by taking chip enable $(\overline{E}n)$ and output enable (\overline{G}) LOW while forcing write enable $(\overline{W}n)$ HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The input/output pins are placed in a high impedance state when the device is deselected ($\overline{E}n$ HIGH), the outputs are disabled (\overline{G} HIGH), or during a write operation ($\overline{E}n$ LOW and $\overline{W}n$ LOW). Perform 8, 16, 24 or 32 bit accesses by making $\overline{W}n$ along with $\overline{E}n$ a common input to any combination of the discrete memory die.




Figure 1. UT8Q512K32E SRAM Block Diagram




Figure 2. 25ns SRAM Pinout (68)

PIN NAMES

| A(18:0) | Address | $\overline{\mathbf{W}}$ n | Write Enable |
|----------|-------------------|---------------------------|---------------|
| DQn(7:0) | Data Input/Output | G | Output Enable |
| En | Chip Enable | V _{DD} Power | |
| | | V _{SS} | Ground |

DEVICE OPERATION

The UT8Q512K32E has three control inputs called Chip Enable ($\overline{E}n$), Write Enable ($\overline{W}n$), and Output Enable (\overline{G}); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0). $\overline{E}n$ Chip Enable controls device selection, active, and standby modes. Asserting $\overline{E}n$ enables the device, causes I_{DD} to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory. $\overline{W}n$ controls read and write operations. During a read cycle, \overline{G} must be asserted to enable the outputs.

Table 1. Device Operation Truth Table

| G | Wn | En | I/O Mode | Mode |
|----------------|----|----|----------|-------------------|
| X ¹ | X | 1 | 3-state | Standby |
| X | 0 | 0 | Data in | Write |
| 1 | 1 | 0 | 3-state | Read ² |
| 0 | 1 | 0 | Data out | Read |

Notes

- 1. "X" is defined as a "don't care" condition.
- 2. Device active; outputs disabled.

READ CYCLE

A combination of $\overline{W}n$ greater than V_{IH} (min) and $\overline{E}n$ less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output.

SRAM Read Cycle 1, the Address Access in figure 4a, is initiated by a change in address inputs while any chip are enabled with \overline{G} asserted and \overline{W} n deasserted. Valid data appears on data outputs DQ(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as Chip Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}) .

SRAM read Cycle 2, the Chip Enable - Controlled Access in figure 4b, is initiated by $\overline{E}n$ going active while \overline{G} remains asserted, $\overline{W}n$ remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0).

SRAM read Cycle 3, the Output Enable - Controlled Access in figure 4c, is initiated by \overline{G} going active while $\overline{E}n$ is asserted, $\overline{W}n$ is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

WRITE CYCLE

A combination of $\overline{W}n$ less than $V_{IL}(max)$ and $\overline{E}n$ less than $V_{IL}(max)$ defines a write cycle. The state of \overline{G} is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either \overline{G} is greater than $V_{IH}(min)$, or when $\overline{W}n$ is less than $V_{II}(max)$.

Write Cycle 1, the Write Enable-controlled Access in Figure 5a, is defined by a write terminated by $\overline{W}n$ going high, with $\overline{E}n$ still active. The write pulse width is defined by t_{WLWH} when the write is initiated by $\overline{W}n$, and by t_{ETWH} when the write is initiated by $\overline{E}n$. Unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait t_{WLQZ} before applying data to the nine bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access in Figure 5b, is defined by a write terminated by the latter of $\overline{E}n$ going inactive. The write pulse width is defined by t_{WLEF} when the write is initiated by $\overline{W}n$, and by t_{ETEF} when the write is initiated by the $\overline{E}n$ going active. For the $\overline{W}n$ initiated write, unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait t_{WLQZ} before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

OPERATIONAL ENVIRONMENT

The UT8Q512K32E SRAM incorporates features which allows operation in a limited environment.

Table 2. Operational Environment Design Specifications¹

| Total Dose | 50 | krad(Si) |
|--------------------------------------|---------|----------------|
| Heavy Ion Error Rate ² | <1.1E-9 | Errors/Bit-Day |

- The SRAM will not latchup during radiation exposure under recommended operating conditions.
- 2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of

ABSOLUTE MAXIMUM RATINGS 1

(Referenced to V_{SS})

| SYMBOL | PARAMETER | LIMITS |
|------------------|-------------------------------------------|-----------------|
| V_{DD} | DC supply voltage | -0.5 to 7.0V |
| V _{I/O} | Voltage on any pin | -0.5 to 7.0V |
| T _{STG} | Storage temperature | -65 to +150°C |
| P_{D} | Maximum power dissipation | 1.0W (per byte) |
| T _J | Maximum junction temperature ² | +150°C |
| $\Theta_{ m JC}$ | Thermal resistance, junction-to-case | 10°C/W |
| I _I | DC input current | ±10 mA |

Notes:

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |
|-------------------|-------------------------|----------------------------|
| V_{DD} | Positive supply voltage | 3.0 to 3.6V |
| T_{C} | Case temperature range | (W) Screen - 40°C to 105°C |
| V _{IN} | DC input voltage | 0V to V _{DD} |

^{1.} Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*

-40°C to +105°C ($V_{DD} = 3.3V \pm 0.3V$)

| SYMBOL | PARAMETER | CONDITION | | MIN | MAX | UNIT |
|------------------------------------|--------------------------------------------------|------------------------------------------------------------------------------------------------|--------------|---------------------|------|------|
| V_{IH} | High-level input voltage | (TTL) | 2.0 | | V | |
| V_{IL} | Low-level input voltage | (TTL) | | 0.8 | V | |
| V _{OL1} | Low-level output voltage | $I_{OL} = 6mA, V_{DD} = 3.0V (TTL)$ | | | 0.4 | V |
| V _{OL2} | Low-level output voltage | $I_{OL} = 200 \mu A, V_{DD} = 3.0 \text{V (CMOS)}$ | | | 0.08 | V |
| V_{OH1} | High-level output voltage | $I_{OH} = -4mA, V_{DD} = 3.0V (TTL)$ | | 2.4 | | V |
| V_{OH2} | High-level output voltage | $I_{OH} = -200 \mu A, V_{DD} = 3.0 \text{V (CMOS)}$ | | V _{DD} 010 | | V |
| C_{IN}^{1} | Input capacitance | f = 1MHz @ 0V | | | 45 | pF |
| C _{IO} ¹ | Bidirectional I/O capacitance | f = 1MHz @ 0V | | | 25 | pF |
| I _{IN} | Input leakage current | $V_{IN} = V_{DD}$ and V_{SS} , $V_{DD} = V_{DD}$ (max |) | -2 | 2 | μΑ |
| I_{OZ} | Three-state output leakage current | $V_{O} = V_{DD}$ and V_{SS} $V_{DD} = V_{DD}$ (max) $\overline{G} = V_{DD}$ (max) | -2 | 2 | μА | |
| I _{OS} ^{2, 3} | Short-circuit output current | $V_{DD} = V_{DD} \text{ (max)}, V_{O} = V_{DD}$ $V_{DD} = V_{DD} \text{ (max)}, V_{O} = 0V$ | | -90 | 90 | mA |
| I _{DD} (OP) | Supply current operating @ 1MHz (per byte) | Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OUT} = 0mA$ $V_{DD} = V_{DD}$ (max) | | | 40 | mA |
| I _{DD1} (OP) | Supply current operating @40MHz (per byte) | Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OUT} = 0mA$ $V_{DD} = V_{DD}$ (max) | | | 70 | mA |
| I _{DD2} (SB) ⁴ | Supply current standby @0MHz (per byte) | Inputs: $V_{IL} = V_{SS}$ $I_{OUT} = 0mA$ $\overline{En} = V_{DD} - 0.5, V_{DD} =$ | -40°C & 25°C | | 9 | mA |
| | | $V_{DD} (max)$ $V_{IH} = V_{DD} - 0.5V$ | 105°C | | 24 | mA |

^{*} Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

3. Not more than one output may be shorted at a time for maximum duration of one second.

^{4.} Post-radiation limits are 105°C temperature when specified.

AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)*

 -40° C to $+105^{\circ}$ C ($V_{DD} = 3.3V + 0.3V$)

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|------------------------------------|------------------------------------------------|-----|-----|------|
| t _{AVAV} 1 | Read cycle time | 25 | | ns |
| t _{AVQV} | Read access time | | 25 | ns |
| t _{AXQX} ² | Output hold time | 3 | | ns |
| t _{GLQX} ² | G-controlled Output Enable time | 3 | | ns |
| t _{GLQV} | G-controlled Output Enable time (Read Cycle 3) | | 10 | ns |
| t _{GHQZ} ² | G-controlled output three-state time | | 10 | ns |
| t _{ETQX} ^{2,3} | En-controlled Output Enable time | 3 | | ns |
| t _{ETQV} ³ | En-controlled access time | | 25 | ns |
| t _{EFQZ} ^{1,2,4} | En-controlled output three-state time | | 10 | ns |

Notes: * Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

- 1. Functional test.
 2. Three-state is defined as a 300mV change from steady-state output voltage.
 3. The ET (chip enable true) notation refers to the falling edge of En. SEU immunity does not affect the read parameters.
 4. The EF (chip enable false) notation refers to the rising edge of En. SEU immunity does not affect the read parameters.




Figure 3. 3.3-Volt SRAM Loading





Figure 4a. SRAM Read Cycle 1: Address Access



Assumptions:

1. $\overline{G} \le V_{IL}$ (max) and $\overline{W}n \ge V_{IH}$ (min)

Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access




Figure 4c. SRAM Read Cycle 3: Output Enable-Controlled Access

AC CHARACTERISTICS WRITE CYCLE (Pre/Post-Radiation)* -40°C to +105°C (V $_{DD}=3.3V\pm0.3V)$

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|--------------------------|-----------------------------------------------------------------|-----|-----|------|
| t _{AVAV} 1 | Write cycle time | 25 | | ns |
| t _{ETWH} | Chip Device Enable to end of write | 20 | | ns |
| t _{AVET} | Address setup time for write (En - controlled) | 0 | | ns |
| t_{AVWL} | Address setup time for write (Wn - controlled) | 0 | | ns |
| t_{WLWH} | Write pulse width | 20 | | ns |
| t_{WHAX} | Address hold time for write ($\overline{W}n$ - controlled) | 0 | | ns |
| t _{EFAX} | Address hold time for Chip Device Enable (En - controlled) | 0 | | ns |
| t_{WLQZ}^{2} | $\overline{\mathrm{W}}\mathrm{n}$ - controlled three-state time | | 10 | ns |
| t_{WHQX}^{2} | Wn - controlled Output Enable time | 4 | | ns |
| t _{ETEF} | Chip Device Enable pulse width (En - controlled) | 20 | | ns |
| t_{DVWH} | Data setup time | 15 | | ns |
| t_{WHDX} | Data hold time | 2 | | ns |
| $t_{ m WLEF}$ | Chip Device Enable controlled write pulse width | 20 | | ns |
| t _{DVEF} | Data setup time | 15 | | ns |
| t _{EFDX} | Data hold time | 2 | | ns |
| t _{AVWH} | Address valid to end of write | 20 | | ns |
| t_{WHWL}^{-1} | Write disable time | 5 | | ns |

<sup>Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Functional test performed with outputs disabled (\$\overline{G}\$ high).
2. Three-state is defined as 300mV change from steady-state output voltage.</sup>






Figure 5a. SRAM Write Cycle 1: Write Enable - Controlled Access



- $\begin{array}{l} \textbf{Assumptions \& Notes:} \\ 1. \ \overline{G} \leq V_{IL} \ (\text{max}). \ \text{If} \ \overline{G} \geq V_{IH} \ (\text{min}) \ \text{then} \ Qn(7:0) \ \text{will be in three-state for the entire cycle.} \\ \end{array}$
- 2. Either \overline{E} n scenario above can occur. 3. \overline{G} high for t_{AVAV} cycle.

Figure 5b. SRAM Write Cycle 2: Chip Enable - Controlled Access



Notes:

1. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = $V_{DD}/2$).

Figure 6. AC Test Loads and Input Waveforms





Figure 7. Low $V_{\mbox{\scriptsize DD}}$ Data Retention Waveform

DATA RETENTION CHARACTERISTICS (Pre-Radiation) $*(V_{DD2} = V_{DD2} \text{ (min)}, 1 \text{ Sec DR Pulse})$

| SYMBOL | PARAMETER | TEMP | MINIMUM | MAXIMUM | UNIT |
|-------------------------------|--------------------------------------|--------------|-------------------|---------|------|
| V _{DR} | V _{DD1} for data retention | | 2.0 | | V |
| I _{DDR} ¹ | Data retention current | -40°C & 25°C | | 9 | mA |
| | (per byte) | 105°C | | 24 | mA |
| t _{EFR} ¹ | Chip deselect to data retention time | | 0 | | ns |
| t _R ¹ | Operation recovery time | | t _{AVAV} | | ns |

^{*}Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019. 1. \overline{E} n= V_{DR} all other inputs = V_{DR} or V_{SS}

PACKAGING




- 1. All exposed metallized areas are gold plated over nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V_{SS}.
- Packages may be shipped with repaired leads as shown.
- 4. Coplanarity requirements do not apply in repaired area.
- 5. Letter designations are to cross reference to MIL-STD-1835.
- $\ensuremath{\text{6.}}$ Lead true position tolerances and coplanarity are not measured.
- 7. Capacitor pads are sized to fit CDR32 (1206) capacitors.

Figure 8. 68-Lead Ceramic Quad Flatpack


ORDERING INFORMATION

512K32 16Megabit SRAM MCM:



- Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at 25°C. Radiation neither tested nor guaranteed. Gold lead finish only.
 Extended Industrial Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -40°C to +105°C. Radiation neither tested nor guaranteed. Gold lead finish only.

512K32 16Megabit SRAM MCM: SMD



Notes:

1. Total dose radiation must be specified when ordering. Gold lead finish only.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced HiRel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC Tel: 321-951-4164

Fax: 321-951-4254

INTERNATIONAL

Tel: 805-778-9229

Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST

Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.



A passion for performance.





Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused