

## MEMORY

## CMOS 4M × 36

## FAST PAGE MODE DRAM MODULE

## MB85396A-60/-70

## CMOS 4M × 36 Bit Fast Page Mode DRAM Module

## ■ DESCRIPTION

The Fujitsu MB85396A is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of eight MB8117400A devices and four MB814100C devices. The MB85396A is optimized for those applications requiring high speed, high performance and large memory storage. The operation and electrical characteristics of the MB85396A are the same as the MB8117400A which features fast page mode operation. For ease of memory expansion, the MB85396A is offered in a 72-pad Single In-line Memory Module package (SIMM).

## ■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V*1
Input Voltage	V <sub>IN</sub>	-0.5 to +7.0	V*1
Output Voltage	V <sub>OUT</sub>	-0.5 to +7.0	V*1
Short Circuit Output Current	I <sub>OUT</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	12	W
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# MB85396A-60/MB85396A-70

## ■ PRODUCT LINE & FEATURES

Parameter		MB85396A-60	MB85396A-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns min.	130 ns min.
Address Access Time		30 ns max.	35 ns max.
CAS Access Time		15 ns max.	20 ns max.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.
Power Dissipation	Operating Mode	5962 mW max.	5148 mW max.
	Standby Mode	66mW(CMOS) / 132mW(TTL)	


- Organization: 4,194,304 words x 36 bits (Parity)
- Memory : MB8117400A, 8 pcs  
MB814100C, 4 pcs
- Decoupling Capacitor, 12 pcs
- 5.0 V  $\pm$  10% Supply Voltage
- Fast Page operation
- Distributed refresh: 2,048 Refresh Cycles/32.8ms
- Package and Ordering Information: 72-pad SIMM, order as MB85396A-xxPJPBK (PJPBK = Gold Pad)

## ■ PIN ASSIGNMENT


DQ0	2	1	VSS
DQ1	4	3	DQ18
DQ2	6	5	DQ19
DQ3	8	7	DQ20
VCC	10	9	DQ21
A0	12	11	NC
A2	14	13	A1
A4	16	15	A3
A6	18	17	A5
DQ4	20	19	A10
DQ5	22	21	DQ22
DQ6	24	23	DQ23
DQ7	26	25	DQ24
A7	28	27	DQ25
VCC	30	29	NC
A9	32	31	A8
RAS2	34	33	NC
DQ8	36	35	DQ26
DQ35	38	37	DQ17
CAS0	40	39	VSS
CAS3	42	41	CAS2
RAS0	44	43	CAS1
NC	46	45	NC
NC	48	47	WE
DQ27	50	49	DQ9
DQ28	52	51	DQ10
DQ29	54	53	DQ11
DQ30	56	55	DQ12
DQ31	58	57	DQ13
DQ32	60	59	VCC
DQ33	62	61	DQ14
DQ34	64	63	DQ15
NC	66	65	DQ16
PD2	68	67	PD1
PD4	70	69	PD3
VSS	72	71	NC

Pin #	Symbol	-60	-70
67	PD1	Vss	Vss
68	PD2	NC	NC
69	PD3	NC	Vss
70	PD4	NC	NC

## ■ PACKAGE



## FUNCTIONAL BLOCK DIAGRAM



# MB85396A-60/MB85396A-70

## RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage, all inputs*	$V_{IL}$	-0.3	—	0.8	V
Ambient Temperature	$T_A$	0	25	70	°C

Note: \*Undershoots of up to -2.0 volts with a pulse width not exceeding 10 ns are acceptable.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Test Condition	Min.	Max.	Unit
Output High Voltage*1	$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	V
Output Low Voltage*1	$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	0.4	V
Input Leakage Current	$\overline{RAS0} - \overline{RAS2}$	$0 \text{ V} \leq V_{IN} \leq 5.5 \text{ V}$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , all other pins not under test = 0 V	-40	40	$\mu\text{A}$
	$\overline{CAS0} - \overline{CAS3}$		-30	30	
	Address, $\overline{WE}$		-80	80	
Output Leakage Current	$I_{o(L)}$	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V}$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , Data out disabled	-20	20	$\mu\text{A}$
Operating Current*2 (Average power supply current)	MB85396A-60	$\overline{RAS}$ & $\overline{CAS}$ cycling, $t_{RC} = \text{min.}$	—	1084	mA
	MB85396A-70		—	936	
Standby Current*2 (Power supply current)	TTL Level	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	24	mA
	CMOS Level		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$	—	
Refresh Current #1*2 (Average power supply current)	MB85396A-60	$\overline{CAS} = V_{IH}$ , $\overline{RAS} = \text{cycling}$ , $t_{RC} = \text{min.}$	—	1084	mA
	MB85396A-70		—	936	
Fast Page Mode Current*2	MB85396A-60	$\overline{RAS} = V_{IL}$ , $\overline{CAS} = \text{cycling}$ , $t_{RC} = \text{min.}$	—	724	mA
	MB85396A-70		—	668	
Refresh Current #2*2 (Average power supply current)	MB85396A-60	$\overline{RAS} = \text{cycling}$ , $\overline{CAS}$ -before- $\overline{RAS}$ , $t_{RC} = \text{min.}$	—	1036	mA
	MB85396A-70		—	896	

Notes: \*1. Referenced to  $V_{SS}$ .

\*2.  $I_{CC}$  depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

$I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ ,  $V_{IL} > -0.3 \text{ V}$ .

$I_{CC1}$ ,  $I_{CC3}$ , and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .

$I_{CC4}$  is specified at one time of address change during one Page cycle.

## ■ AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Symbol	MB85396A-60		MB85396A-70		Unit	Notes
			Min.	Max.	Min.	Max.		
1	Time Between Refresh	t <sub>REF</sub>	—	32.8	—	32.8	ms	19
2	Random Read/Write Cycle Time	t <sub>RC</sub>	110	—	130	—	ns	
3	Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	60	—	70	ns	4, 7
4	Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	15	—	20	ns	5, 7
5	Column Address Access Time	t <sub>AA</sub>	—	30	—	35	ns	6, 7
6	Output Hold Time	t <sub>OH</sub>	0	—	0	—	ns	
7	Output Buffer Turn On Delay Time	t <sub>ON</sub>	0	—	0	—	ns	
8	Output Buffer Turn Off Delay Time	t <sub>OFF</sub>	—	15	—	17	ns	8
9	Transition Time	t <sub>T</sub>	3	50	3	50	ns	
10	$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
11	$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	100000	70	100000	ns	
12	$\overline{\text{RAS}}$ Hold Time	t <sub>RS</sub>	15	—	20	—	ns	
13	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	ns	
14	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	ns	9, 10
15	$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10000	20	10000	ns	
16	$\overline{\text{CAS}}$ Hold Time	t <sub>CS</sub>	60	—	70	—	ns	
17	$\overline{\text{CAS}}$ Precharge Time (C-B-R Refresh)	t <sub>CPN</sub>	10	—	10	—	ns	17
18	Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	ns	
19	Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	ns	
20	Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	ns	
21	Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	ns	
22	Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	35	—	35	—	ns	
23	$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	ns	11
24	Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	30	—	35	—	ns	
25	Column Address to $\overline{\text{CAS}}$ Lead Time	t <sub>CAL</sub>	30	—	35	—	ns	
26	Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	ns	
27	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	ns	12
28	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	—	0	—	ns	12
29	Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	ns	13
30	Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	ns	

(Continued)

# MB85396A-60/MB85396A-70

## ■ AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Symbol	MB85396A-60		MB85396A-70		Unit	Notes
			Min.	Max.	Min.	Max.		
31	Write Command Hold Time from $\overline{\text{RAS}}$	$t_{\text{WCR}}$	35	—	35	—	ns	
32	$\overline{\text{WE}}$ Pulse Width	$t_{\text{WP}}$	15	—	15	—	ns	
33	Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{RWL}}$	15	—	18	—	ns	
34	Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{\text{CWL}}$	15	—	18	—	ns	
35	DIN Setup Time	$t_{\text{DS}}$	0	—	0	—	ns	
36	DIN Hold Time	$t_{\text{DH}}$	15	—	15	—	ns	
37	Data Hold Time from $\overline{\text{RAS}}$	$t_{\text{DHR}}$	35	—	35	—	ns	
38	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles)	$t_{\text{RPC}}$	5	—	5	—	ns	
39	$\overline{\text{CAS}}$ Setup Time (C-B-R Refresh)	$t_{\text{CSR}}$	0	—	0	—	ns	
40	$\overline{\text{CAS}}$ Hold Time (C-B-R Refresh)	$t_{\text{CHR}}$	10	—	12	—	ns	
41	$\overline{\text{WE}}$ Setup Time from $\overline{\text{RAS}}$	$t_{\text{WSR}}$	0	—	0	—	ns	18
42	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$	$t_{\text{WHR}}$	10	—	10	—	ns	18
43	DIN to $\overline{\text{CAS}}$ Delay Time	$t_{\text{DZC}}$	0	—	0	—	ns	15
44	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	$t_{\text{RASP}}$	—	100000	—	100000	ns	
45	Fast Page Mode Read/Write Cycle Time	$t_{\text{PC}}$	40	—	45	—	ns	
46	Access Time from $\overline{\text{CAS}}$ Precharge	$t_{\text{CPA}}$	—	35	—	40	ns	7, 16
47	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	$t_{\text{CP}}$	10	—	10	—	ns	
48	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	$t_{\text{RHCP}}$	35	—	40	—	ns	

- Notes: 1. An initial pause ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ ) of 200  $\mu\text{s}$  is required after power-up followed by any eight  $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of eight  $\overline{\text{RAS}}$  cycles.
2. AC characteristics assume  $t_{\text{T}} = 5 \text{ ns}$ .
  3.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  4. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will be increased by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
  5. If  $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$ , and  $t_{\text{ASC}} \geq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{CAC}}$ .
  6. If  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$  and  $t_{\text{ASC}} \leq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{AA}}$ .
  7. Measured with a load equivalent to two TTL loads and 100 pF.
  8.  $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  are specified that output buffer change to high impedance state.
  9. Operation within the  $t_{\text{RCD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RCD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  10.  $t_{\text{RCD}} (\text{min}) = t_{\text{RAH}} (\text{min}) + 2 t_{\text{T}} + t_{\text{ASC}} (\text{min})$ .
  11. Operation within the  $t_{\text{RAD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RAD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  12. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
  13.  $t_{\text{WCS}}$  is specified as a reference point only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$  the data output pin will remain High-Z state through entire cycle.
  14. Assumes that  $t_{\text{WCS}} < t_{\text{WCS}} (\text{min})$ .
  15. Either  $t_{\text{DZC}}$  or  $t_{\text{DZO}}$  must be satisfied.
  16.  $t_{\text{CPA}}$  is access time from the selection of a new column address (caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if  $t_{\text{CP}}$  become long,  $t_{\text{CPA}}$  also become longer than  $t_{\text{CPA}} (\text{max})$ .
  17. Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh.
  18. Assumes that test mode function.
  19.  $t_{\text{REF}}$  is for distributed refresh (2,048 refresh cycles/32.8 ms).

\*Source: See MB8117400A Data Sheet for details on the electricals.

# MB85396A-60/MB85396A-70

## ■ CAPACITANCE

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )


Parameter	Symbol	Min.	Max.	Unit
Input Capacitance, A0 to A10	$C_{IN1}$	—	85	pF
Input Capacitance, $\overline{RAS0}$ and $\overline{RAS2}$	$C_{IN2}$	—	46	pF
Input Capacitance, $\overline{CAS0}$ to $\overline{CAS3}$	$C_{IN3}$	—	27	pF
Input Capacitance, $\overline{WE}$	$C_{IN4}$	—	83	pF
I/O Capacitance, (DQ0-7, DQ9-16, DQ18-25, DQ27-34)	$C_{DQ1}$	—	12	pF
I/O Capacitance, (DQ8, DQ17, DQ26, DQ35)	$C_{DQ2}$	—	13	pF



# MB85396A-60/MB85396A-70

## ■ PACKAGE DIMENSIONS

(Suffix: PJPBK)



## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281 0770  
Fax: (65) 281 0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.