Dual D-Type Flip-Flop with Set and Clear

With 5V-Tolerant Inputs

The MC74LVX74 is an advanced high speed CMOS D-type flip-flop. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

The signal level applied to the D input is transferred to O output during the positive going transition of the Clock pulse.

Clear (\overline{CD}) and Set (\overline{SD}) are independent of the Clock (CP) and are accomplished by setting the appropriate input Low.

- High Speed: $f_{max} = 145MHz$ (Typ) at $V_{CC} = 3.3V$
- Low Power Dissipation: $I_{CC} = 2\mu A$ (Max) at $T_A = 25$ °C
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: $V_{OLP} = 0.5V$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V




Figure 1. 14-Lead Pinout (Top View)

MC74LVX74



LOW-VOLTAGE CMOS



14-LEAD SOIC PACKAGE CASE 751A-03



DT SUFFIX 14-LEAD TSSOP PACKAGE CASE 948G-01



M SUFFIX 14-LEAD SOIC EIAJ PACKAGE CASE 965-01

PIN NAMES

| Pins | Function |
|--|--|
| CP1, CP2 D1, D2 CD1, CD2 SD1, SD2 On, On | Clock Pulse Inputs Data Inputs Direct Clear Inputs Direct Set Inputs Outputs |




Figure 2. Logic Diagram

13

CD2

| | INP | UTS | | OUTPUTS | | |
|--------|--------|----------|--------|---------|--------|--|
| SDn | CDn | CPn | Dn | On | On | OPERATING MODE |
| L H | H L | X X | X X | H L | L H | Asynchronous Set Asynchronous Clear |
| L | L | Х | Х | Н | Н | Undetermined |
| H H | H H | ↑ | h I | H L | L H | Load and Read Register |
| Н | Н | 1 | Х | NC | NC | Hold |

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low–to–High Clock Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Low–to–High Clock Transition; NC = No Change; X = High or Low Voltage Level or Transitions are Acceptable; ↑ = Low–to–High Transition; ↑ = Not a Low–to–High Transition; For I_{CC} Reasons DO NOT FLOAT Inputs

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|------------------------------|------|
| V _{CC} | DC Supply Voltage | -0.5 to +7.0 | V |
| V _{in} | DC Input Voltage | -0.5 to +7.0 | V |
| V _{out} | DC Output Voltage | -0.5 to V _{CC} +0.5 | V |
| I _{IK} | Input Diode Current | -20 | mA |
| l _{OK} | Output Diode Current | ±20 | mA |
| l _{out} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation | 180 | mW |
| T _{stg} | Storage Temperature | -65 to +150 | °C |

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------|--|-----|-----------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 3.6 | V |
| V _{in} | DC Input Voltage | 0 | 5.5 | V |
| V _{out} | DC Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -40 | +85 | °C |
| Δt/ΔV | Input Rise and Fall Time | 0 | 100 | ns/V |

DC ELECTRICAL CHARACTERISTICS

| | | | | | T _A = 25°C | ; | $T_A = -40$ | 0 to 85°C | |
|-----------------|---|---|-------------------|--------------------|-----------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} | Min | Тур | Max | Min | Max | Unit |
| V _{IH} | High-Level Input Voltage | | 2.0 3.0 3.6 | 1.5 2.0 2.4 | | | 1.5 2.0 2.4 | | V |
| V _{IL} | Low-Level Input Voltage | | 2.0 3.0 3.6 | | | 0.5 0.8 0.8 | | 0.5 0.8 0.8 | V |
| V _{OH} | High–Level Output Voltage (V _{in} = V _{IH} or V _{IL}) | $I_{OH} = -50\mu A$ $I_{OH} = -50\mu A$ $I_{OH} = -4mA$ | 2.0 3.0 3.0 | 1.9 2.9 2.58 | 2.0 3.0 | | 1.9 2.9 2.48 | | V |
| V _{OL} | Low-Level Output Voltage (V _{in} = V _{IH} or V _{IL}) | $I_{OL} = 50\mu A$ $I_{OL} = 50\mu A$ $I_{OL} = 4mA$ | 2.0 3.0 3.0 | | 0.0 0.0 | 0.1 0.1 0.36 | | 0.1 0.1 0.44 | V |
| I _{in} | Input Leakage Current | V _{in} = 5.5V or GND | 3.6 | | | ±0.1 | | ±1.0 | μΑ |
| I _{CC} | Quiescent Supply Current | $V_{in} = V_{CC}$ or GND | 3.6 | | | 2.0 | | 20.0 | μА |

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

| | | | | | T _A = 25°C | | $T_A = -40$ |) to 85°C | |
|--|---|--|------------------------------|----------|-----------------------|--------------|-------------|--------------|------|
| Symbol | Parameter | Test Condi | tions | Min | Тур | Max | Min | Max | Unit |
| t _{PLH} , t _{PHL} | Propagation Delay CP to O or O | V _{CC} = 2.7V | $C_L = 15pF$ $C_L = 50pF$ | | 7.3 9.8 | 15.0 18.5 | 1.0 1.0 | 18.5 22.0 | ns |
| | | $V_{CC} = 3.3 \pm 0.3 V$ | $C_L = 15pF$ $C_L = 50pF$ | | 5.7 8.2 | 9.7 13.2 | 1.0 1.0 | 11.5 15.0 | |
| t _{PLH} , t _{PHL} | Propagation Delay SD or CD to O or O | V _{CC} = 2.7V | $C_L = 15pF$ $C_L = 50pF$ | | 8.4 10.9 | 15.6 19.1 | 1.0 1.0 | 18.5 22.0 | ns |
| | | $V_{CC} = 3.3 \pm 0.3 V$ | $C_L = 15pF$ $C_L = 50pF$ | | 6.6 9.1 | 10.1 13.6 | 1.0 1.0 | 12.0 15.5 | |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) | V _{CC} = 2.7V | $C_L = 15pF$ $C_L = 50pF$ | 55 45 | 135 60 | | 50 40 | | MHz |
| | | $V_{CC} = 3.3 \pm 0.3 V$ | $C_L = 15pF$ $C_L = 50pF$ | 95 60 | 145 85 | | 80 50 | | |
| toshl toslh | Output-to-Output Skew (Note 1.) | $V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3V$ | $C_L = 50pF$ $C_L = 50pF$ | | | 1.5 1.5 | | 1.5 1.5 | ns |

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

TIMING REQUIREMENTS (Input $t_f = t_f = 3.0 \text{ns}$)

| | | | Guarant | | |
|------------------|---|-------------------|-----------------------|---------------------------------|------|
| Symbol | Parameter | V _{CC} | T _A = 25°C | T _A = -40 to 85°C | Unit |
| t _w | Minimum Pulse Width, CP | 2.7V 3.3V ±0.3 | 8.5 6.0 | 10.0 7.0 | ns |
| t _w | Minimum Pulse Width, CD or SD | 2.7V 3.3V ±0.3 | 8.5 6.0 | 10.0 7.0 | ns |
| t _{su} | Minimum Setup Time, D to CP | 2.7V 3.3V ±0.3 | 8.0 5.5 | 9.5 6.5 | ns |
| t _h | Minimum Hold Time, D to CP | 2.7V 3.3V ±0.3 | 0.5 0.5 | 0.5 0.5 | ns |
| t _{rec} | Minimum Recovery Time, \overline{SD} or \overline{CD} to CP | 2.7V 3.3V ±0.3 | 6.5 5.0 | 7.5 5.0 | ns |

CAPACITIVE CHARACTERISTICS

| | | T _A = 25°C | | T _A = -40 to 85°C | | | |
|-----------------|---|-----------------------|-----|------------------------------|-----|-----|------|
| Symbol | Parameter | Min | Тур | Max | Min | Max | Unit |
| C _{in} | Input Capacitance | | 4 | 10 | | 10 | pF |
| C _{PD} | Power Dissipation Capacitance (Note 2.) | | 25 | | | | pF |

^{2.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/2 (per flip–flop). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

$\textbf{NOISE CHARACTERISTICS} \text{ (Input } t_{r} = t_{f} = 3.0 \text{ns}, \ C_{L} = 50 \text{pF}, \ V_{CC} = 3.3 \text{V}, \ Measured in SOIC Package)}$

| | | T _A = 25°C | | |
|------------------|--|-----------------------|------|------|
| Symbol | Characteristic | | Max | Unit |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 0.3 | 0.5 | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | -0.3 | -0.5 | V |
| V _{IHD} | Minimum High Level Dynamic Input Voltage | | 2.0 | V |
| V _{ILD} | Maximum Low Level Dynamic Input Voltage | | 0.8 | V |

SWITCHING WAVEFORMS




Figure 3.

Figure 4.





Figure 5.

TEST CIRCUIT




*Includes all probe and jig capacitance

Figure 6.

OUTLINE DIMENSIONS

D SUFFIX PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

| | MILLIM | ETERS | INC | HES |
|-----|--------|-------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 8.55 | 8.75 | 0.337 | 0.344 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 | BSC | 0.050 | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| P | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

M SUFFIX PLASTIC SOIC EIAJ PACKAGE CASE 965-01 ISSUE O



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) DED SIDE PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| | MILLIN | IETERS | INC | HES |
|----------------|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | | 2.05 | | 0.081 |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| C | 0.18 | 0.27 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| Ε | 5.10 | 5.45 | 0.201 | 0.215 |
| е | 1.27 | BSC | 0.050 | BSC |
| HE | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| LE | 1.10 | 1.50 | 0.043 | 0.059 |
| M | 0 ° | 10° | 0 ° | 10° |
| Q_1 | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | | 1.42 | | 0.056 |

OUTLINE DIMENSIONS

DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948G-01 ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
 EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH
 OR PROTRUSION SHALL NOT EXCEED
 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION ALLOWABLE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
- MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W–.

| | MILLIMETERS | | INC | HES | |
|-----|-------------|------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | BSC | 0.252 BSC | | |
| М | 0° | 8° | 0° | 8° | |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.