74HCU04

Hex inverter

Rev. 3 — 16 September 2010

Product data sheet

1. General description

The 74HCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A.

The 74HCU04 is a general purpose hex inverter. Each of the six inverters is a single stage.

2. Features and benefits

- Balanced propagation delays
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from –40 °C to +125 °C


3. Ordering information

Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HCU04N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74HCU04D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74HCU04DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74HCU04PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74HCU04BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 \times 3 \times 0.85 mm	SOT762-1



4. Functional diagram



5. Pinning information



Hex inverter

5.1 Pin description

Table 2. Pin description

10010 21	· ··· docompaion	
Symbol	Pin	Description
1A	1	data input
1Y	2	data output
2A	3	data input
2Y	4	data output
3A	5	data input
3Y	6	data output
GND	7	ground (0 V)
4Y	8	data output
4A	9	data input
5Y	10	data output
5A	11	data input
6Y	12	data output
6A	13	data input
V_{CC}	14	supply voltage

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level$

Input	Output
nA	nY
L	Н
H	L

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±50	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14, (T)SSOP14 and DHVQFN14 packages		-	500	mW

74HCU04

Hex inverter

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [2] For DIP14 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

For (T)SSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level	V _{CC} = 2.0 V	1.7	1.4	-	1.7	-	1.7	-	V
	input voltage	V _{CC} = 3.0 V	3.6	2.6	-	3.6	-	3.6	-	V
	V _{CC} = 5.5 V	4.8	3.4	-	4.8	-	4.8	-	V	
V_{IL}	V _{IL} LOW-level input voltage	V _{CC} = 2.0 V	-	0.6	0.3	-	0.3	-	0.3	V
		V _{CC} = 3.0 V	-	1.9	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	2.6	1.2	-	1.2	-	1.2	V
011	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = -20 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	1.8	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.0	4.5	-	4.0	-	4.0	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.5	6.0	-	5.5	-	5.5	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.2	-	0.2	-	0.2	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.5	-	0.5	-	0.5	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.5	-	0.5	-	0.5	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V

Table 6. Static characteristics ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	2	-	20	-	20	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); For test circuit see Figure 7.

Symbol	Parameter	Conditions	25	°C	–40 °C to +85 °C	−40 °C to +125 °C	Unit	
				Тур	Max	Max	Max	
t_{pd}	propagation delay	nA to nY; see Figure 6	<u>[1]</u>					
	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		19	70	90	105	ns	
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		7	14	18	21	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		5	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		6	12	15	18	ns
t _t	transition time	see Figure 6	[2]					
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		19	75	95	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		7	15	19	22	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		6	13	16	19	ns
C_{PD}	power dissipation capacitance	per inverter; $V_I = GND$ to V_{CC}	[3]	10	-			pF

^[1] t_{pd} is the same as t_{PHL} , t_{PLH} .

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

^[2] t_t is the same as t_{THL} , t_{TLH} .


^[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

Hex inverter

11. Waveforms



12. Typical transfer characteristics








Fig 10. $V_{CC} = 6.0 \text{ V}$; $I_{O} = 0 \text{ A}$



$$g_{fs} = \frac{\Delta I_c}{\Delta V}$$

 $f_i = 1 \text{ kHz at } V_O \text{ is constant}$

Fig 11. Test set-up for measuring forward transconductance



 $T_{amb} = 25 \, ^{\circ}C.$


Fig 12. Typical forward transconductance as a function of the supply voltage

13. Application information

Some applications are:

- Linear amplifier (see Figure 13)
- In crystal oscillator design (see Figure 14)
- Astable multivibrator (see Figure 15)

Remark: All values given are typical unless otherwise specified.



Maximum $V_{o(p-p)} = V_{CC} - 2.0 \text{ V}$ centered at $0.5 \times V_{CC}$.

$$G_v = -\frac{G_{ol}}{I + \frac{RI}{R2}(I + G_{ol})}$$

Gol = open loop gain

G_v = voltage gain


 $R1 \geq 3~k\Omega,~R2 \leq 1~M\Omega$

 $Z_L > 10 \text{ k}\Omega$; $G_{ol} = 20 \text{ (typical)}$

 $V_{CC} = 6.0 \text{ V}$

Typical unity gain bandwidth product is 5 MHz.

Fig 13. Used as a linear amplifier



C1 = 47 pF (typical)

C2 = 33 pF (typical)

R1 = 1 M Ω to 10 M Ω (typical

R2 optimum value depends on the frequency and required stability against changes in V_{CC} or average minimum I_{CC} (I_{CC} is typically 5 mA at V_{CC} = 5 V and f_i = 10 MHz).

Fig 14. Crystal oscillator configuration


Table 8. External components for resonator (f < 1 MHz)

All values given are typical and must be used as an initial set-up.

Frequency	R1	R2	C1	C2
10 kHz to 15.9 kHz	22 M Ω	220 k Ω	56 pF	20 pF
16 kHz to 24.9 kHz	22 MΩ	220 kΩ	56 pF	10 pF
25 kHz to 54.9 kHz	22 MΩ	100 kΩ	56 pF	10 pF
55 kHz to 129.9 kHz	22 MΩ	100 kΩ	47 pF	5 pF
130 kHz to 199.9 kHz	22 MΩ	47 kΩ	47 pF	5 pF
200 kHz to 349.9 kHz	10 MΩ	47 kΩ	47 pF	5 pF
350 kHz to 600 kHz	10 ΜΩ	47 kΩ	47 pF	5 pF

Table 9. Optimum value for R2

Frequency	R2	Optimum for
3 kHz	$2.0~\mathrm{k}\Omega$	minimum required I _{CC}
	8.0 kΩ	minimum influence due to change in V _{CC}
6 kHz	1.0 kΩ	minimum required I _{CC}
	4.7 kΩ	minimum influence by V _{CC}
10 kHz	0.5 kΩ	minimum required I _{CC}
	2.0 kΩ	minimum influence by V _{CC}
14 kHz	0.5 kΩ	minimum required I _{CC}
	1.0 kΩ	minimum influence by V _{CC}
>14 kHz	-	replace R2 by C3 with a typical value of 35 pF




$$f = \frac{I}{T} \approx \frac{I}{2.2RC}$$

$$R_S \approx 2 \times R$$

The average I_{CC} (mA) is approximately 3.5 + 0.05 x f (MHz) x C (pF) at V_{CC} = 5.0 V.

Fig 15. Astable multivibrator



 $V_{CC} = 2.0 V$

 $V_{CC} = 3.0 \text{ V}$

 $V_{CC} = 4.0 \text{ V}$

V_{CC} = 5.0 V

V_{CC} = 6.0 V


 $T_{amb} = 25 \, ^{\circ}C.$

Fig 16. Input capacitance as function of input voltage

14. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001	SC-501-14		99-12-27 03-02-13	

Fig 17. Package outline SOT27-1 (DIP14)

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	1	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0	UTLINE		REFER	EUROPEAN	ISSUE DATE		
VI	ERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
S	OT108-1	076E06	MS-012				99-12-27 03-02-19


Fig 18. Package outline SOT108-1 (SO14)

74HCU0

All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT337-1		MO-150				99-12-27 03-02-19	

Fig 19. Package outline SOT337-1 (SSOP14)

All information provided in this document is subject to legal disclaimers.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT402-1		MO-153			99-12-27 03-02-18	

Fig 20. Package outline SOT402-1 (TSSOP14)

74HCU0

All information provided in this document is subject to legal disclaimers.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 21. Package outline SOT762-1 (DHVQFN14)

HCU04 All information provided in this document is subject to legal disclaimers.

Hex inverter

15. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
LSTTL	Low-power Schottky Transistor-Transistor Logic
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
CDM	Charge Device Model
TTL	Transistor-Transistor Logic

16. Revision history

Table 11. Revision history

Release date	Data sheet status	Change notice	Supersedes
20100916	Product data sheet	-	74HCU04_CNV v.2
		esigned to comply w	ith the new identity
 Legal texts h 	ave been adapted to the new	company name whe	re appropriate.
• Section 3: DI	HVQFN14 package added.		
• Section 7: de	erating values added for DHVC	FN14 package.	
• Section 14: c	outline drawing added for DHV	QFN14 package.	
19970826	Product specification	-	-
	The format of guidelines of Legal texts he Section 3: DI Section 7: de Section 14: c	 Product data sheet The format of this data sheet has been red guidelines of NXP Semiconductors. Legal texts have been adapted to the new Section 3: DHVQFN14 package added. Section 7: derating values added for DHVQ Section 14: outline drawing added for DHVQ 	20100916 Product data sheet The format of this data sheet has been redesigned to comply we guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where Section 3: DHVQFN14 package added. Section 7: derating values added for DHVQFN14 package. Section 14: outline drawing added for DHVQFN14 package.

Hex inverter

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HCU04

Hex inverter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

74HCU04

Hex inverter

19. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 2
5.1	Pin description
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Typical transfer characteristics 6
13	Application information 8
14	Package outline
15	Abbreviations
16	Revision history
17	Legal information
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks17
18	Contact information 17
19	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.