



## Product Specification

**Z8671 Z8<sup>®</sup> MCU  
with BASIC/Debug  
Interpreter**

T-49-19-07

June 1987

## FEATURES

- The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. Interaction between the interpreter and its user is provided through an on-board UART.
- BASIC/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port.
- The BASIC/Debug interpreter can call machine language subroutines to increase execution speed.
- The Z8671's auto start-up capability allows a program to be executed on power-up or Reset without operator intervention.
- Single +5V power supply—all I/O pins TTL-compatible.
- 8 MHz

## GENERAL DESCRIPTION

The Z8671 Single-Chip Microcomputer (MCU) is one of a line of preprogrammed chips—in this case with a BASIC/Debug interpreter in ROM—offered by Zilog. As a member of the Z8 Family of microcomputers, it offers the same abundance of resources as the other Z8 microcomputers.

Because the BASIC/Debug interpreter is already part of the chip circuit, programming is made much easier. The Z8671 MCU thus offers a combination of software and hardware that is ideal for many industrial control applications. The Z8671 MCU allows fast hardware tests and bit-by-bit examination and modification of memory location, I/O ports,




Figure 1. Pin Functions




Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

or registers. It also allows bit manipulation and logical operations. A self-contained line editor supports interactive debugging, further speeding up program development.

The BASIC/Debug interpreter, a subset of Dartmouth BASIC, operates with three kinds of memory: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2K bytes of on-chip ROM.

Additional features of the Z8671 MCU include the ability to call machine language subroutines to increase execution speed and the ability to have a program execute on power-up or Reset, without operator intervention.

Maximum memory addressing capabilities include 62K bytes of external program memory and 62K bytes of data memory with program storage beginning at location 800<sub>H</sub>. This provides up to 124K bytes of useable memory space. Very few 8-bit microcomputers can directly access this amount of memory.

Each Z8671 Microcomputer has 32 I/O lines, a 144-byte register file, an on-board UART, and two counter/timers.




Figure 2b. 44-pin Chip Carrier, Pin Assignments




Figure 3. Functional Block Diagram

## ARCHITECTURE

Z8671 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8671 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8671 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

to a microprocessor that can address 124K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

## PIN DESCRIPTION

**$\overline{AS}$ .** Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of  $\overline{AS}$ . Under program control,  $\overline{AS}$  can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

**$\overline{DS}$ .** Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

**P0<sub>0</sub>-P0<sub>7</sub>, P1<sub>0</sub>-P1<sub>7</sub>, P2<sub>0</sub>-P2<sub>7</sub>, P3<sub>0</sub>-P3<sub>7</sub>.** I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under

program control for I/O or external memory interface.

**$\overline{RESET}$ .** Reset (input, active Low).  $\overline{RESET}$  initializes the Z8671. When  $\overline{RESET}$  is deactivated, program execution begins from internal program location 000C<sub>H</sub>.

**$\overline{R/\overline{W}}$ .** Read/Write (output).  $\overline{R/\overline{W}}$  is Low when the Z8671 is writing to external program or data memory.

**XTAL1, XTAL2.** Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 MHz maximum) or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.

## ADDRESS SPACES

**Program Memory.** The Z8671's 16-bit program counter can address 64K bytes of program memory space. Program memory consists of 2K bytes of internal ROM and up to 62K bytes of external ROM, EPROM, or RAM. The first 12 bytes of program memory are reserved for interrupt vectors (Figure 4). These locations contain six 16-bit vectors that correspond to the six available interrupts. The BASIC/Debug interpreter is located in the 2K bytes of internal ROM. The interpreter begins at address 12 and extends to 2047.




Figure 4. Program Memory Map

Z8671 MCU

**Data Memory.** The Z8671 can address up to 62K bytes of external data memory beginning at location 2048 (Figure 5). External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P3<sub>4</sub>, is used to distinguish data and program memory space.

**Register File.** The 144-byte register file may be accessed by BASIC programs as memory locations 0-127 and 240-255. The register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127), and 16 control and status registers (Figure 6).

The BASIC/Debug Interpreter uses many of the general-purpose registers as pointers, scratch workspace, and internal variables. Consequently, these registers cannot be used by a machine language subroutine or other user programs. On power-up/Reset, BASIC/Debug searches for external RAM memory and checks for an auto start-up program. In a non-destructive method, memory is tested at relative location  $xxFD_H$ . When BASIC/Debug discovers RAM in the system, it initializes the pointer registers to mark the boundaries between areas of memory that are assigned specific uses. The top page of RAM is allocated for the line buffer, variable storage, and the GOSUB stack. Figure 7a

illustrates the contents of the general-purpose registers in the Z8671 system with external RAM. When BASIC/Debug tests memory and finds no RAM, it uses an internal stack and shares register space with the input line buffer and variables. Figure 7b illustrates the contents of the general-purpose registers in the Z8671 system without external RAM.

**Stacks.** Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between location 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

**Register Addressing.** Z8671 instructions can directly or indirectly access registers with an 8-bit address field. The Z8671 also allows short 4-bit register addressing using the Register Pointer, which is one of the control registers. In the 4-bit mode, the register file is divided into nine working-register groups, each group consisting of 16 contiguous registers (Figure 8). The Register Pointer addresses the starting location of the active working-register group.




Figure 5. Data Memory Map

| LOCATION |                             | IDENTIFIERS |
|----------|-----------------------------|-------------|
| 255      | STACK POINTER (BITS 7-0)    | SPL         |
| 254      | STACK POINTER (BITS 15-8)   | SPH         |
| 253      | REGISTER POINTER            | RP          |
| 252      | PROGRAM CONTROL FLAGS       | FLAGS       |
| 251      | INTERRUPT MASK REGISTER     | IMR         |
| 250      | INTERRUPT REQUEST REGISTER  | IRQ         |
| 249      | INTERRUPT PRIORITY REGISTER | IPR         |
| 248      | PORTS 0-1 MODE              | P01M        |
| 247      | PORT 3 MODE                 | P3M         |
| 246      | PORT 2 MODE                 | P2M         |
| 245      | T0 PRESCALER                | PRE0        |
| 244      | TIMER/COUNTER 0             | T0          |
| 243      | T1 PRESCALER                | PRE1        |
| 242      | TIMER/COUNTER 1             | T1          |
| 241      | TIMER MODE                  | TMR         |
| 240      | SERIAL I/O                  | SIO         |
|          | NOT IMPLEMENTED             |             |

Figure 6. Control and Status Registers

|     |                                            |
|-----|--------------------------------------------|
| 127 | SHARED BY EXPRESSION STACK AND LINE BUFFER |
| 104 |                                            |
| 103 | GOSUB STACK                                |
| 86  |                                            |
| 85  | SHARED BY GOSUB AND VARIABLES              |
| 64  |                                            |
| 63  | VARIABLES                                  |
| 34  |                                            |
| 33  | FREE, AVAILABLE FOR USER ROUTINES          |
| 32  |                                            |
| 31  | COUNTER                                    |
| 30  |                                            |
| 29  | USED INTERNALLY                            |
| 28  |                                            |
| 27  | SCRATCH                                    |
| 26  |                                            |
| 25  | POINTER TO CONSTANT BLOCK                  |
| 24  |                                            |
| 23  | USED INTERNALLY                            |
| 22  |                                            |
| 21  | LINE NUMBER                                |
| 20  |                                            |
| 19  | ARGUMENT FOR SUBROUTINE CALL               |
| 18  |                                            |
| 17  | ARGUMENT/RESULT FOR SUBROUTINE CALL        |
| 16  |                                            |
| 15  | SCRATCH                                    |
| 14  |                                            |
| 13  | POINTER TO NEXT CHARACTER                  |
| 12  |                                            |
| 11  | POINTER TO LINE BUFFER                     |
| 10  |                                            |
| 9   | POINTER TO GOSUB                           |
| 8   |                                            |
| 7   | POINTER TO BASIC PROGRAM                   |
| 6   |                                            |
| 5   | POINTER TO GOSUB                           |
| 4   |                                            |
| 3   | FREE                                       |
| 2   |                                            |
| 1   | I/O PORTS                                  |
| 0   |                                            |

|     |                                      |
|-----|--------------------------------------|
| 127 | EXPRESSION EVALUATION STACK          |
| 64  |                                      |
| 63  | FREE                                 |
| 34  |                                      |
| 33  | COUNTER                              |
| 32  |                                      |
| 31  | USED INTERNALLY                      |
| 30  |                                      |
| 29  | SCRATCH                              |
| 28  |                                      |
| 27  | POINTER TO CONSTANT BLOCK            |
| 26  |                                      |
| 25  | USED INTERNALLY                      |
| 24  |                                      |
| 23  | LINE NUMBER                          |
| 22  |                                      |
| 21  | ARGUMENT FOR SUBROUTINE              |
| 20  |                                      |
| 19  | ARGUMENT/ROUTINE FOR SUBROUTINE CALL |
| 18  |                                      |
| 17  | SCRATCH                              |
| 16  |                                      |
| 15  | POINTER TO INPUT LINE BUFFER         |
| 14  |                                      |
| 13  | POINTER TO END OF LINE BUFFER        |
| 12  |                                      |
| 11  | POINTER TO STACK BOTTOM              |
| 10  |                                      |
| 9   | ADDRESS OF USER PROGRAM              |
| 8   |                                      |
| 7   | POINTER TO GOSUB STACK               |
| 6   |                                      |
| 5   | POINTER TO END OF PROGRAM            |
| 4   |                                      |
| 3   | I/O PORTS                            |
| 2   |                                      |
| 1   |                                      |
| 0   |                                      |

Z8671 MCU

Figure 7a. General-Purpose Registers with External RAM

Figure 7b. General-Purpose Registers without External RAM




Figure 8. The Register Pointer

## PROGRAM EXECUTION

**Automatic Start-up.** The Z8671 has an automatic start-up capability which allows a program stored in ROM to be executed without operator intervention. Automatic execution occurs on power-on or Reset when the program is stored at address 1020H.

**Execution Modes.** The Z8671's BASIC/Debug Interpreter operates in two execution modes: Run and Immediate.

Programs are edited and interactively debugged in the Immediate mode. Some BASIC/Debug commands are used almost exclusively in this mode. The Run mode is entered from the Immediate mode by entering the command RUN. If there is a program in RAM, it is executed. The system returns to the Immediate mode when program execution is complete or interrupted by an error.

## INTERACTIVE DEBUGGING

Interactive debugging is accomplished with the self-contained line editor which operates in the Immediate mode. In addition to changing program lines, the editor can correct an immediate command before it is executed. It also allows the correction of typing and other errors as a program is entered.

BASIC/Debug allows interruptions and changes during a

program run to correct errors and add new instructions without disturbing the sequential execution of the program. A program run is interrupted with the use of the escape key. The run is restarted with a GOTO command, followed by the appropriate line number, after the desired changes are entered. The same procedure is used to enter corrections after BASIC/Debug returns an error.

## COMMANDS

BASIC/Debug recognizes 15 command keywords. For detailed instructions of command usage, refer to the *BASIC/Debug Software Reference Manual* (#03-3149-02).

**FO** The GO command unconditionally branches to a machine language subroutine. This statement is similar to the USR function except that no value is returned by the assembly language routine.

**GOSUB** GOSUB unconditionally branches to a subroutine at a line number specified by the user.

**GOTO** GOTO unconditionally changes the sequence of program execution (branches to a line number).

**IF/THEN** This command is used for conditional operations and branches.

**INPUT/IN** These commands request information from the user with the prompt "?", then read the input values (which must be separated by commas) from the keyboard, and store them in the indicated variables. INPUT discards any values remaining in the buffer from previous IN, INPUT, or RUN statements, and requests new data from the operator. IN uses

any values left in the buffer first, then requests new data.

**LET** LET assigns the value of an expression to a variable or memory location.

**LIST** This command is used in the interactive mode to generate a listing of program lines stored in memory on the terminal device.

**NEW** The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the space as empty and ready to store a new program.

**PRINT** PRINT lists its arguments, which may be text messages or numerical values, on the output terminal.

**REM** This command is used to insert explanatory messages into the program.

**RETURN** This command returns control to the line following a GOSUB statement.

**RUN** RUN initiates sequential execution of all instructions in the current program.

**STOP** STOP ends program execution and clears the GOSUB stack.

## FUNCTIONS

BASIC/Debug supports two functions: AND and USR.

The AND function performs a logical AND. It can be used to mask, turn off, or isolate bits. This function is used in the following format:

AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1. For example, the function below is equivalent to the OR of A and B.

-1-AND(-1-A, -1-B)

The USR function calls a machine language subroutine and returns a value. This is useful for applications in which a subroutine can be performed more quickly and efficiently in machine language than in BASIC/Debug.

The address of the first instruction of the subroutine is the first argument of the USR function. The address can be followed by one or two values to be processed by the subroutine. In the following example, BASIC/Debug executes the subroutine located at address 2000 using values literal 256 and variable C.

USR(%2000,256,C)

The resulting value is stored in Registers 18-19.

## SERIAL INPUT/OUTPUT

Port 3 lines P3<sub>0</sub> and P3<sub>7</sub> can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.

The Z8671 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of

parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 9. Serial Data Formats

## I/O PORTS

The Z8671 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

**Port 1** can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P<sub>33</sub> and P<sub>34</sub> are used as the handshake controls RDY1 and DAV1 (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0,  $\overline{AS}$ ,  $\overline{DS}$  and  $\overline{RW}$ , allowing the Z8671 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P<sub>33</sub> as a Bus Acknowledge input and P<sub>34</sub> as a Bus Request output.

**Port 0** can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P<sub>32</sub> and P<sub>35</sub> are used as the handshake controls DAV0 and RDY0. Handshake signal assignment is dictated by the I/O direction of the upper nibble P<sub>04</sub>-P<sub>07</sub>.

For external memory references, Port 0 can provide address bits A<sub>8</sub>-A<sub>11</sub> (lower nibble) or A<sub>8</sub>-A<sub>15</sub> (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals  $\overline{AS}$ ,  $\overline{DS}$  and  $\overline{RW}$ .

**Port 2** bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P<sub>31</sub> and P<sub>36</sub> are used as the handshake controls lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines P<sub>31</sub> and P<sub>36</sub> is dictated by the direction (input or output) assigned to bit 7 of Port 2.

**Port 3** lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P<sub>30</sub>-P<sub>33</sub>) and four output (P<sub>34</sub>-P<sub>37</sub>). For serial I/O, lines P<sub>30</sub> and P<sub>37</sub> are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T<sub>IN</sub> and T<sub>OUT</sub>) and Data Memory Select (DM).




Figure 10a. Port 1




Figure 10c. Port 2




Figure 10b. Port 0




Figure 10d. Port 3

## COUNTER/TIMERS

The Z8671 contains two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T<sub>0</sub>) or IRQ5 (T<sub>1</sub>)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass

mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T1 is user-definable; it can be either the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T0 output to the input of T1. Port 3 line P3<sub>6</sub> also serves as a timer output (T<sub>OUT</sub>) through which T0, T1 or the internal clock can be output.

## INTERRUPTS

The Z8671 allows six different interrupts from eight sources: the four Port 3 lines P3<sub>0</sub>-P3<sub>3</sub>, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8671 interrupts are vectored; however, the internal UART operates in a polling fashion. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

The BASIC/Debug Interpreter does not process interrupts. Interrupts are vectored through locations in internal ROM which point to addresses 1000-1011<sub>H</sub>. To process

interrupts, jump instructions can be entered to the interrupt handling routines at the appropriate addresses as shown in Table 1.

Table 1. Interrupt Jump Instructions

| Hex Address | Contains Jump Instruction and Subroutine Address for: |
|-------------|-------------------------------------------------------|
| 1000-1002   | IRQ0                                                  |
| 1003-1005   | IRQ1                                                  |
| 1006-1008   | IRQ2                                                  |
| 1009-100B   | IRQ3                                                  |
| 100C-100E   | IRQ4                                                  |
| 100F-1011   | IRQ5                                                  |

Z8671 MCU

## CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ( $C_L = 15$  pf maximum) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 8 maximum
- Series resistance,  $R \leq 100 \Omega$
- 8 MHz maximum

## INSTRUCTION SET NOTATION

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

|            |                                                                  |
|------------|------------------------------------------------------------------|
| <b>IRR</b> | Indirect register pair or indirect working-register pair address |
| <b>irr</b> | Indirect working-register pair only                              |
| <b>X</b>   | Indexed address                                                  |
| <b>DA</b>  | Direct address                                                   |
| <b>RA</b>  | Relative address                                                 |
| <b>IM</b>  | Immediate                                                        |
| <b>R</b>   | Register or working-register address                             |
| <b>r</b>   | Working-register address only                                    |
| <b>IR</b>  | Indirect-register or indirect working-register address           |
| <b>ir</b>  | Indirect working-register address only                           |
| <b>RR</b>  | Register pair or working register pair address                   |

**Symbols.** The following symbols are used in describing the instruction set.

|              |                                                |
|--------------|------------------------------------------------|
| <b>dst</b>   | Destination location or contents               |
| <b>src</b>   | Source location or contents                    |
| <b>cc</b>    | Condition code (see list)                      |
| <b>@</b>     | Indirect address prefix                        |
| <b>SP</b>    | Stack pointer (control registers 254-255)      |
| <b>PC</b>    | Program counter                                |
| <b>FLAGS</b> | Flag register (control register 252)           |
| <b>RP</b>    | Register pointer (control register 253)        |
| <b>IMR</b>   | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol "9". For example,

$$dst \leftarrow dst + src$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

$$dst(7)$$

refers to bit 7 of the destination operand.

**Flags.** Control Register R252 contains the following six flags:

|          |                     |
|----------|---------------------|
| <b>C</b> | Carry flag          |
| <b>Z</b> | Zero flag           |
| <b>S</b> | Sign flag           |
| <b>V</b> | Overflow flag       |
| <b>D</b> | Decimal-adjust flag |
| <b>H</b> | Half-carry flag     |

Affected flags are indicated by:

|          |                                       |
|----------|---------------------------------------|
| <b>0</b> | Cleared to zero                       |
| <b>1</b> | Set to one                            |
| <b>*</b> | Set or cleared according to operation |
| <b>—</b> | Unaffected                            |
| <b>X</b> | Undefined                             |

# CONDITION CODES

| Value | Mnemonic | Meaning                        | Flags Set             |
|-------|----------|--------------------------------|-----------------------|
| 1000  |          | Always true                    | —                     |
| 0111  | C        | Carry                          | C = 1                 |
| 1111  | NC       | No carry                       | C = 0                 |
| 0110  | Z        | Zero                           | Z = 1                 |
| 1110  | NZ       | Not zero                       | Z = 0                 |
| 1101  | PL       | Plus                           | S = 0                 |
| 0101  | MI       | Minus                          | S = 1                 |
| 0100  | OV       | Overflow                       | V = 1                 |
| 1100  | NOV      | No overflow                    | V = 0                 |
| 0110  | EQ       | Equal                          | Z = 1                 |
| 1110  | NE       | Not equal                      | Z = 0                 |
| 1001  | GE       | Greater than or equal          | (S XOR V) = 0         |
| 0001  | LT       | Less than                      | (S XOR V) = 1         |
| 1010  | GT       | Greater than                   | [Z OR (S XOR V)] = 0  |
| 0010  | LE       | Less than or equal             | [Z OR (S XOR V)] = 1  |
| 1111  | UGE      | Unsigned greater than or equal | C = 0                 |
| 0111  | ULT      | Unsigned less than             | C = 1                 |
| 1011  | UGT      | Unsigned greater than          | (C = 0 AND Z = 0) = 1 |
| 0011  | ULE      | Unsigned less than or equal    | (C OR Z) = 1          |
| 0000  |          | Never true                     | —                     |

Z8671 MCU

# INSTRUCTION FORMATS






Figure 11. Instruction Formats

# INSTRUCTION SUMMARY

| Instruction<br>and Operation                                                     | Addr Mode |     | Opcode<br>Byte<br>(Hex) | Flags Affected |   |   |   |   |   |  |
|----------------------------------------------------------------------------------|-----------|-----|-------------------------|----------------|---|---|---|---|---|--|
|                                                                                  | dst       | src |                         | C              | Z | S | V | D | H |  |
| <b>ADC</b> dst,src<br>dst ← dst + src + C                                        | (Note 1)  |     | 1□                      | *              | * | * | * | 0 | * |  |
| <b>ADD</b> dst,src<br>dst ← dst + src                                            | (Note 1)  |     | 0□                      | *              | * | * | * | 0 | * |  |
| <b>AND</b> dst,src<br>dst ← dst AND src                                          | (Note 1)  |     | 5□                      | —              | * | * | * | 0 | — |  |
| <b>CALL</b> dst<br>SP ← SP - 2<br>@SP ← PC; PC ← dst                             | DA        |     | D6                      | —              | — | — | — | — | — |  |
|                                                                                  | IRR       |     | D4                      | —              | — | — | — | — | — |  |
| <b>CCF</b><br>C ← NOT C                                                          |           |     | EF                      | *              | — | — | — | — | — |  |
| <b>CLR</b> dst<br>dst ← 0                                                        | R         |     | B0                      | —              | — | — | — | — | — |  |
|                                                                                  | IR        |     | B1                      | —              | — | — | — | — | — |  |
| <b>COM</b> dst<br>dst ← NOT dst                                                  | R         |     | 60                      | —              | * | * | * | 0 | — |  |
|                                                                                  | IR        |     | 61                      | —              | * | * | * | 0 | — |  |
| <b>CP</b> dst,src<br>dst - src                                                   | (Note 1)  |     | A□                      | *              | * | * | * | — | — |  |
| <b>DA</b> dst<br>dst ← DA dst                                                    | R         |     | 40                      | *              | * | * | X | — | — |  |
|                                                                                  | IR        |     | 41                      | *              | * | * | X | — | — |  |
| <b>DEC</b> dst<br>dst ← dst - 1                                                  | R         |     | 00                      | —              | * | * | * | — | — |  |
|                                                                                  | IR        |     | 01                      | —              | * | * | * | — | — |  |
| <b>DECW</b> dst<br>dst ← dst - 1                                                 | RR        |     | 80                      | —              | * | * | * | — | — |  |
|                                                                                  | IR        |     | 81                      | —              | * | * | * | — | — |  |
| <b>DI</b><br>IMR (7) ← 0                                                         |           |     | 8F                      | —              | — | — | — | — | — |  |
| <b>DJNZ</b> r,dst<br>r ← r - 1<br>if r ≠ 0<br>PC ← PC + dst<br>Range: +127, -128 | RA        |     | rA                      | —              | — | — | — | — | — |  |
|                                                                                  |           |     | r = 0 - F               | —              | — | — | — | — | — |  |
| <b>EI</b><br>IMR (7) ← 1                                                         |           |     | 9F                      | —              | — | — | — | — | — |  |
| <b>INC</b> dst<br>dst ← dst + 1                                                  | r         |     | rE                      | —              | * | * | * | — | — |  |
|                                                                                  |           |     | r = 0 - F               | —              | * | * | * | — | — |  |
|                                                                                  | R         |     | 20                      | —              | * | * | * | — | — |  |
|                                                                                  | IR        |     | 21                      | —              | * | * | * | — | — |  |
| <b>INCW</b> dst<br>dst ← dst + 1                                                 | RR        |     | A0                      | —              | * | * | * | — | — |  |
|                                                                                  | IR        |     | A1                      | —              | * | * | * | — | — |  |
| <b>IRET</b><br>FLAGS ← @SP; SP ← SP + 1<br>PC ← @SP; SP ← SP + 2; IMR (7) ← 1    |           |     | BF                      | *              | * | * | * | * | * |  |
| <b>JP</b> cc,dst<br>if cc is true<br>PC ← dst                                    | DA        |     | cD                      | —              | — | — | — | — | — |  |
|                                                                                  | IRR       |     | c = 0 - F               | —              | — | — | — | — | — |  |
|                                                                                  |           |     | 30                      | —              | — | — | — | — | — |  |

| Instruction<br>and Operation                                             | Addr Mode   |     | Opcode<br>Byte<br>(Hex) | Flags Affected |   |   |   |   |   |  |
|--------------------------------------------------------------------------|-------------|-----|-------------------------|----------------|---|---|---|---|---|--|
|                                                                          | dst         | src |                         | C              | Z | S | V | D | H |  |
| <b>JR</b> cc,dst<br>if cc is true,<br>PC ← PC + dst<br>Range: +127, -128 | RA          |     | cB                      | —              | — | — | — | — | — |  |
|                                                                          |             |     | c = 0 - F               | —              | — | — | — | — | — |  |
| <b>LD</b> dst,src<br>dst ← src                                           | r           | Im  | rC                      | —              | — | — | — | — | — |  |
|                                                                          | r           | R   | r8                      | —              | — | — | — | — | — |  |
|                                                                          | R           | r   | r9                      | —              | — | — | — | — | — |  |
|                                                                          |             |     | r = 0 - F               | —              | — | — | — | — | — |  |
|                                                                          | r           | X   | C7                      | —              | — | — | — | — | — |  |
|                                                                          | X           | r   | D7                      | —              | — | — | — | — | — |  |
|                                                                          | r           | Ir  | E3                      | —              | — | — | — | — | — |  |
|                                                                          | Ir          | r   | F3                      | —              | — | — | — | — | — |  |
|                                                                          | R           | R   | E4                      | —              | — | — | — | — | — |  |
|                                                                          | R           | IR  | E5                      | —              | — | — | — | — | — |  |
|                                                                          | R           | IM  | E6                      | —              | — | — | — | — | — |  |
|                                                                          | IR          | IM  | E7                      | —              | — | — | — | — | — |  |
|                                                                          | IR          | R   | F5                      | —              | — | — | — | — | — |  |
| <b>LDC</b> dst,src<br>dst ← src                                          | r           | lrr | C2                      | —              | — | — | — | — | — |  |
|                                                                          | lrr         | r   | D2                      | —              | — | — | — | — | — |  |
| <b>LDCI</b> dst,src<br>dst ← src<br>r ← r + 1; rr ← rr + 1               | Ir          | lrr | C3                      | —              | — | — | — | — | — |  |
|                                                                          | lrr         | Ir  | D3                      | —              | — | — | — | — | — |  |
| <b>LDE</b> dst,src<br>dst ← src                                          | r           | lrr | 82                      | —              | — | — | — | — | — |  |
|                                                                          | lrr         | r   | 92                      | —              | — | — | — | — | — |  |
| <b>LDEI</b> dst,src<br>dst ← src<br>r ← r + 1; rr ← rr + 1               | Ir          | lrr | 83                      | —              | — | — | — | — | — |  |
|                                                                          | lrr         | Ir  | 93                      | —              | — | — | — | — | — |  |
| <b>NOP</b>                                                               |             |     | FF                      | —              | — | — | — | — | — |  |
| <b>OR</b> dst,src<br>dst ← dst OR src                                    | (Note 1)    |     | 4□                      | —              | * | * | * | 0 | — |  |
| <b>POP</b> dst<br>dst ← @SP;<br>SP ← SP + 1                              | R           |     | 50                      | —              | — | — | — | — | — |  |
|                                                                          | IR          |     | 51                      | —              | — | — | — | — | — |  |
| <b>PUSH</b> src<br>SP ← SP - 1; @SP ← src                                | R           |     | 70                      | —              | — | — | — | — | — |  |
|                                                                          | IR          |     | 71                      | —              | — | — | — | — | — |  |
| <b>RCF</b><br>C ← 0                                                      |             |     | CF                      | 0              | — | — | — | — | — |  |
| <b>RET</b><br>PC ← @SP; SP ← SP + 2                                      |             |     | AF                      | —              | — | — | — | — | — |  |
| <b>RL</b> dst                                                            | [C] [7] [0] |     | R                       | 90             | * | * | * | * | — |  |
|                                                                          |             |     | IR                      | 91             | * | * | * | * | — |  |
| <b>RLC</b> dst                                                           | [C] [7] [0] |     | R                       | 10             | * | * | * | * | — |  |
|                                                                          |             |     | IR                      | 11             | * | * | * | * | — |  |
| <b>RR</b> dst                                                            | [C] [7] [0] |     | R                       | E0             | * | * | * | * | — |  |
|                                                                          |             |     | IR                      | E1             | * | * | * | * | — |  |

# INSTRUCTION SUMMARY (Continued)

| Instruction<br>and Operation                                                                              | Addr Mode |     | Opcode<br>Byte<br>(Hex) | Flags Affected |   |   |   |   |   |  |
|-----------------------------------------------------------------------------------------------------------|-----------|-----|-------------------------|----------------|---|---|---|---|---|--|
|                                                                                                           | dst       | src |                         | C              | Z | S | V | D | H |  |
| <b>RRC</b> dst  R<br>IR  |           |     | C0<br>C1                | *              | * | * | * | — | — |  |
| <b>SBC</b> dst,src<br>dst ← dst ← src ← C                                                                 | (Note 1)  |     | 3□                      | *              | * | * | * | 1 | * |  |
| <b>SCF</b><br>C ← 1                                                                                       |           |     | DF                      | 1              | — | — | — | — | — |  |
| <b>SRA</b> dst  R<br>IR  |           |     | D0<br>D1                | *              | * | * | 0 | — | — |  |
| <b>SRP</b> src<br>RP ← src                                                                                |           | Im  | 31                      | —              | — | — | — | — | — |  |
| <b>SUB</b> dst,src<br>dst ← dst ← src                                                                     | (Note 1)  |     | 2□                      | *              | * | * | * | 1 | * |  |
| <b>SWAP</b> dst  R<br>IR |           |     | F0<br>F1                | X              | * | * | X | — | — |  |
| <b>TCM</b> dst,src<br>(NOT dst) AND src                                                                   | (Note 1)  |     | 6□                      | —              | * | * | 0 | — | — |  |
| <b>TM</b> dst,src<br>dst AND src                                                                          | (Note 1)  |     | 7□                      | —              | * | * | 0 | — | — |  |

| Instruction<br>and Operation            | Addr Mode |     | Opcode<br>Byte<br>(Hex) | Flags Affected |   |   |   |   |   |  |
|-----------------------------------------|-----------|-----|-------------------------|----------------|---|---|---|---|---|--|
|                                         | dst       | src |                         | C              | Z | S | V | D | H |  |
| <b>XOR</b> dst,src<br>dst ← dst XOR src | (Note.1)  |     | B□                      | —              | * | * | 0 | — | — |  |


NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

| Addr Mode |     | Lower<br>Opcode Nibble |
|-----------|-----|------------------------|
| dst       | src |                        |
| r         | r   | 2                      |
| r         | Ir  | 3                      |
| R         | R   | 4                      |
| R         | IR  | 5                      |
| R         | IM  | 6                      |
| IR        | IM  | 7                      |


Z8671 MCU

## REGISTERS


**R240 SIO**  
**Serial I/O Register**  
(F0H; Read/Write)




**R244 TO**  
**Counter/Timer 0 Register**  
(F4<sub>H</sub>; Read/Write)




**R241 TMR**  
**Time Mode Register**  
 (F1H; Read/Write)




### R245 PRE0 Prescaler 0 Register (F5H; Write Only)




**R242 T1**  
**Counter Timer 1 Register**  
 (F2<sub>H</sub>: Read/Write)




**R246 P2M**  
**Port 2 Mode Register**  
(F6<sub>H</sub>; Write Only)



### R243 PRE1 Prescaler 1 Register (F3H; Write Only)



**R247 P3M**  
**Port 3 Mode Register**  
 (F7<sub>H</sub>; Write Only)




### Figure 12. Control Registers


# REGISTERS

(Continued)


## R248 P01M Port 0 Register (F8H; Write Only)




## R252 FLAGS Flag Register (FCH; Read/Write)




## R249 IPR Interrupt Priority Register (F9H; Write Only)




## R253 RP Register Pointer (FDH; Read/Write)




## R250 IRQ Interrupt Request Register (FAH; Read/Write)



## R254 SPH Stack Pointer (FEH; Read/Write)



## R251 IMR Interrupt Mask Register (FBH; Read/Write)



## R255 SPL Stack Pointer (FFH; Read/Write)





Figure 12. Control Registers (Continued)

Z8671 MCU

# OPCODE MAP

|                    |   | Lower Nibble (Hex)                |                                    |                                                |                                                 |                                               |                                                |                                              |                                                |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|--------------------|---|-----------------------------------|------------------------------------|------------------------------------------------|-------------------------------------------------|-----------------------------------------------|------------------------------------------------|----------------------------------------------|------------------------------------------------|------------------------------------------------|---------------------------------------------|---------------------------------------|------------------------|---------------------------------|------------------------|------------------------------|--------------|
|                    |   | 0                                 | 1                                  | 2                                              | 3                                               | 4                                             | 5                                              | 6                                            | 7                                              | 8                                              | 9                                           | A                                     | B                      | C                               | D                      | E                            | F            |
| Upper Nibble (Hex) | 0 | 6.5<br>DEC<br>R <sub>1</sub>      | 6.5<br>DEC<br>IR <sub>1</sub>      | 6.5<br>ADD<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>ADD<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>ADD<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>ADD<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>ADD<br>R <sub>1</sub> ,IM            | 10.5<br>ADD<br>IR <sub>1</sub> ,IM             | 6.5<br>LD<br>r <sub>1</sub> ,R <sub>2</sub>    | 6.5<br>LD<br>r <sub>2</sub> ,R <sub>1</sub> | 12/10.5<br>DJNZ<br>r <sub>1</sub> ,RA | 12/10.0<br>JR<br>cc,RA | 6.5<br>LD<br>r <sub>1</sub> ,IM | 12/10.0<br>JP<br>cc,DA | 6.5<br>INC<br>r <sub>1</sub> |              |
|                    | 1 | 6.5<br>RLC<br>R <sub>1</sub>      | 6.5<br>RLC<br>IR <sub>1</sub>      | 6.5<br>ADC<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>ADC<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>ADC<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>ADC<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>ADC<br>R <sub>1</sub> ,IM            | 10.5<br>ADC<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 2 | 6.5<br>INC<br>R <sub>1</sub>      | 6.5<br>INC<br>IR <sub>1</sub>      | 6.5<br>SUB<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>SUB<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>SUB<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>SUB<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>SUB<br>R <sub>1</sub> ,IM            | 10.5<br>SUB<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 3 | 8.0<br>JP<br>IRR <sub>1</sub>     | 6.1<br>SRP<br>IM                   | 6.5<br>SBC<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>SBC<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>SBC<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>SBC<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>SBC<br>R <sub>1</sub> ,IM            | 10.5<br>SBC<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 4 | 8.5<br>DA<br>R <sub>1</sub>       | 8.5<br>DA<br>IR <sub>1</sub>       | 6.5<br>OR<br>r <sub>1</sub> ,r <sub>2</sub>    | 6.5<br>OR<br>r <sub>1</sub> ,IR <sub>2</sub>    | 10.5<br>OR<br>R <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>OR<br>IR <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>OR<br>R <sub>1</sub> ,IM             | 10.5<br>OR<br>IR <sub>1</sub> ,IM              |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 5 | 10.5<br>POP<br>R <sub>1</sub>     | 10.5<br>POP<br>IR <sub>1</sub>     | 6.5<br>AND<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>AND<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>AND<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>AND<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>AND<br>R <sub>1</sub> ,IM            | 10.5<br>AND<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 6 | 6.5<br>COM<br>R <sub>1</sub>      | 6.5<br>COM<br>IR <sub>1</sub>      | 6.5<br>TCM<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>TCM<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>TCM<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>TCM<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>TCM<br>R <sub>1</sub> ,IM            | 10.5<br>TCM<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 7 | 10/12.1<br>PUSH<br>R <sub>2</sub> | 12/14.1<br>PUSH<br>IR <sub>2</sub> | 6.5<br>TM<br>r <sub>1</sub> ,r <sub>2</sub>    | 6.5<br>TM<br>r <sub>1</sub> ,IR <sub>2</sub>    | 10.5<br>TM<br>R <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>TM<br>IR <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>TM<br>R <sub>1</sub> ,IM             | 10.5<br>TM<br>IR <sub>1</sub> ,IM              |                                                |                                             |                                       |                        |                                 |                        |                              |              |
|                    | 8 | 10.5<br>DECW<br>RR <sub>1</sub>   | 10.5<br>DECW<br>IR <sub>1</sub>    | 12.0<br>LDE<br>r <sub>1</sub> ,rr <sub>2</sub> | 18.0<br>LDEI<br>r <sub>1</sub> ,rr <sub>2</sub> |                                               |                                                |                                              |                                                |                                                |                                             |                                       |                        |                                 |                        |                              | 6.1<br>DI    |
|                    | 9 | 6.5<br>RL<br>R <sub>1</sub>       | 6.5<br>RL<br>IR <sub>1</sub>       | 12.0<br>LDE<br>r <sub>2</sub> ,rr <sub>1</sub> | 18.0<br>LDEI<br>r <sub>2</sub> ,rr <sub>1</sub> |                                               |                                                |                                              |                                                |                                                |                                             |                                       |                        |                                 |                        |                              | 6.1<br>EI    |
|                    | A | 10.5<br>INCW<br>RR <sub>1</sub>   | 10.5<br>INCW<br>IR <sub>1</sub>    | 6.5<br>CP<br>r <sub>1</sub> ,r <sub>2</sub>    | 6.5<br>CP<br>r <sub>1</sub> ,IR <sub>2</sub>    | 10.5<br>CP<br>R <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>CP<br>IR <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>CP<br>R <sub>1</sub> ,IM             | 10.5<br>CP<br>IR <sub>1</sub> ,IM              |                                                |                                             |                                       |                        |                                 |                        |                              | 14.0<br>RET  |
|                    | B | 6.5<br>CLR<br>R <sub>1</sub>      | 6.5<br>CLR<br>IR <sub>1</sub>      | 6.5<br>XOR<br>r <sub>1</sub> ,r <sub>2</sub>   | 6.5<br>XOR<br>r <sub>1</sub> ,IR <sub>2</sub>   | 10.5<br>XOR<br>R <sub>2</sub> ,R <sub>1</sub> | 10.5<br>XOR<br>IR <sub>2</sub> ,R <sub>1</sub> | 10.5<br>XOR<br>R <sub>1</sub> ,IM            | 10.5<br>XOR<br>IR <sub>1</sub> ,IM             |                                                |                                             |                                       |                        |                                 |                        |                              | 16.0<br>IRET |
|                    | C | 6.5<br>RRC<br>R <sub>1</sub>      | 6.5<br>RRC<br>IR <sub>1</sub>      | 12.0<br>LDC<br>r <sub>1</sub> ,rr <sub>2</sub> | 18.0<br>LDCl<br>r <sub>1</sub> ,rr <sub>2</sub> |                                               |                                                |                                              |                                                | 10.5<br>LD<br>r <sub>1</sub> ,x,R <sub>2</sub> |                                             |                                       |                        |                                 |                        |                              | 6.5<br>RCF   |
|                    | D | 6.5<br>SRA<br>R <sub>1</sub>      | 6.5<br>SRA<br>IR <sub>1</sub>      | 12.0<br>LDC<br>r <sub>2</sub> ,rr <sub>1</sub> | 18.0<br>LDCl<br>r <sub>2</sub> ,rr <sub>1</sub> | 20.0<br>CALL<br>IRR <sub>1</sub>              |                                                | 20.0<br>CALL<br>DA                           | 10.5<br>LD<br>r <sub>2</sub> ,x,R <sub>1</sub> |                                                |                                             |                                       |                        |                                 |                        |                              | 6.5<br>SCF   |
|                    | E | 6.5<br>RR<br>R <sub>1</sub>       | 6.5<br>RR<br>IR <sub>1</sub>       |                                                | 6.5<br>LD<br>r <sub>1</sub> ,IR <sub>2</sub>    | 10.5<br>LD<br>R <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>LD<br>IR <sub>2</sub> ,R <sub>1</sub>  | 10.5<br>LD<br>R <sub>1</sub> ,IM             | 10.5<br>LD<br>IR <sub>1</sub> ,IM              |                                                |                                             |                                       |                        |                                 |                        |                              | 6.5<br>CCF   |
|                    | F | 8.5<br>SWAP<br>R <sub>1</sub>     | 8.5<br>SWAP<br>IR <sub>1</sub>     |                                                | 6.5<br>LD<br>r <sub>1</sub> ,r <sub>2</sub>     |                                               |                                                | 10.5<br>LD<br>R <sub>2</sub> ,R <sub>1</sub> |                                                |                                                |                                             |                                       |                        |                                 |                        |                              | 6.0<br>NOP   |



**Legend:**  
R = 8-bit address  
r = 4-bit address  
R<sub>1</sub> or r<sub>1</sub> = Dst address  
R<sub>2</sub> or r<sub>2</sub> = Src address

**Sequence:**  
Opcode, First Operand, Second Operand

**NOTE:** The blank areas are not defined.

\*2-byte instruction, each cycle appears as a 3-byte instruction

**ABSOLUTE MAXIMUM RATINGS**

Voltages on all pins with respect to GND ..... -0.3V to +7.0V  
 Operating Ambient Temperature ..... See Ordering Information  
 Storage Temperature ..... -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**STANDARD TEST CONDITIONS**

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are:

- $+4.75V \leq V_{CC} \leq +5.25V$
- $GND = 0V$
- $0^\circ C \leq T_A \leq +70^\circ C$

The Ordering Information section lists package temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.




Figure 13. Test Load 1

**DC CHARACTERISTICS**

| Symbol   | Parameter                | Min  | Max      | Unit    | Condition                          |
|----------|--------------------------|------|----------|---------|------------------------------------|
| $V_{CH}$ | Clock Input High Voltage | 3.8  | $V_{CC}$ | V       | Driven by External Clock Generator |
| $V_{CL}$ | Clock Input Low Voltage  | -0.3 | 0.8      | V       | Driven by External Clock Generator |
| $V_{IH}$ | Input High Voltage       | 2.0  | $V_{CC}$ | V       |                                    |
| $V_{IL}$ | Input Low Voltage        | -0.3 | 0.8      | V       |                                    |
| $V_{RH}$ | Reset Input High Voltage | 3.8  | $V_{CC}$ | V       |                                    |
| $V_{RL}$ | Reset Input Low Voltage  | -0.3 | 0.8      | V       |                                    |
| $V_{OH}$ | Output High Voltage      | 2.4  |          | V       | $I_{OH} = -250 \mu A$              |
| $V_{OL}$ | Output Low Voltage       |      | 0.4      | V       | $I_{OL} = +2.0 mA$                 |
| $I_{IL}$ | Input Leakage            | -10  | 10       | $\mu A$ | $0V \leq V_{IN} \leq +5.25V$       |
| $I_{OL}$ | Output Leakage           | -10  | 10       | $\mu A$ | $0V \leq V_{IN} \leq +5.25V$       |
| $I_{IR}$ | Reset Input Current      |      | -50      | $\mu A$ | $V_{CC} = +5.25V, V_{RL} = 0V$     |
| $I_{CC}$ | $V_{CC}$ Supply Current  |      | 180      | mA      |                                    |




Figure 16. External I/O or Memory Read/Write

# AC CHARACTERISTICS

External I/O or Memory Read/Write Timing

| No. | Symbol    | Parameter                                                        | Min | Max | Notes††° |
|-----|-----------|------------------------------------------------------------------|-----|-----|----------|
| 1   | TdA(AS)   | Address Valid to $\overline{AS}$ $\uparrow$ Delay                | 35  |     | 2,3      |
| 2   | TdAS(A)   | $\overline{AS}$ $\uparrow$ to Address Float Delay                | 45  |     | 2,3      |
| 3   | TdAS(DR)  | $\overline{AS}$ $\uparrow$ to Read Data Required Valid           |     | 220 | 1,2,3    |
| 4   | TwAS      | $\overline{AS}$ Low Width                                        | 55  |     | 1,2,3    |
| 5   | TdAz(DS)  | Address Float to $\overline{DS}$ $\downarrow$                    | 0   |     |          |
| 6   | TwDSR     | $\overline{DS}$ (Read) Low Width                                 | 185 |     | 1,2,3    |
| 7   | TwDSW     | $\overline{DS}$ (Write) Low Width                                | 110 |     | 1,2,3    |
| 8   | TdDSR(DR) | $\overline{DS}$ $\downarrow$ to Read Data Required Valid         |     | 130 | 1,2,3    |
| 9   | ThDR(DS)  | Read Data to $\overline{DS}$ $\uparrow$ Hold Time                | 0   |     |          |
| 10  | TdDS(A)   | $\overline{DS}$ $\uparrow$ to Address Active Delay               | 45  |     | 2,3      |
| 11  | TdDS(AS)  | $\overline{DS}$ $\uparrow$ to $\overline{AS}$ $\downarrow$ Delay | 55  |     | 2,3      |
| 12  | TdR/W(AS) | R/W Valid to $\overline{AS}$ $\uparrow$ Delay                    | 30  |     | 2,3      |
| 13  | TdDS(R/W) | $\overline{DS}$ $\uparrow$ to R/W Not Valid                      | 35  |     | 2,3      |
| 14  | TdDW(DSW) | Write Data Valid to $\overline{DS}$ (Write) $\downarrow$ Delay   | 35  |     | 2,3      |
| 15  | TdDS(DW)  | $\overline{DS}$ $\uparrow$ to Write Data Not Valid Delay         | 45  |     | 2,3      |
| 16  | TdA(DR)   | Address Valid to Read Data Required Valid                        |     | 255 | 1,2,3    |
| 17  | TdAS(DS)  | $\overline{AS}$ $\uparrow$ to $\overline{DS}$ $\downarrow$ Delay | 55  |     | 2,3      |

## NOTES:

- When using extended memory timing add 2 T<sub>PC</sub>.
- Timing numbers given are for minimum T<sub>PC</sub>.
- See clock cycle time dependent characteristics table.

† Test Load 1.

° All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

\* All units in nanoseconds (ns).




Figure 17. Additional Timing

## AC CHARACTERISTICS

### Additional Timing

| No. | Symbol      | Parameter                         | Min  | Max  | Notes* |
|-----|-------------|-----------------------------------|------|------|--------|
| 1   | TpC         | Input Clock Period                | 80   | 1000 | 1      |
| 2   | TrC,TfC     | Clock Input Rise And Fall Times   |      | 15   | 1      |
| 3   | TwC         | Input Clock Width                 | 26   |      | 1      |
| 4   | TwTinL      | Time Input Low Width              | 70   |      | 2      |
| 5   | TwTinH      | Timer Input High Width            | 3TpC |      | 2      |
| 6   | TpTin       | Timer Input Period                | 8TpC |      | 2      |
| 7   | TrTin,TfTin | Timer Input Rise And Fall Times   |      | 100  | 2      |
| 8a  | TwIL        | Interrupt Request Input Low Time  | 70   |      | 2,3    |
| 8b  | TwIL        | Interrupt Request Input Low Time  | 3TpC |      | 2,4    |
| 9   | TwIH        | Interrupt Request Input High Time | 3TpC |      | 2,3    |

#### NOTES:

1. Clock timing references uses 3.8 V for a logic "1", and 0.8 V for a logic "0".
2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

3. Interrupt request via Port 3 (P3<sub>1</sub>-P3<sub>3</sub>).
4. Interrupt request via Port 3 (P3<sub>0</sub>).

\* Units in nanoseconds (ns).




Figure 18. Memory Port Timing

## AC CHARACTERISTICS

### Memory Port Timing

| No. | Symbol  | Parameter                         | Min | Max | Notes* |
|-----|---------|-----------------------------------|-----|-----|--------|
| 1   | TdA(DI) | Address Valid to Data Input Delay |     | 320 | 1,2    |
| 2   | ThDI(A) | Data In Hold time                 | 0   |     | 1      |

#### NOTES:

1. Test Load 2.
2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula:  $5 \text{ TpC} - 95$

\* Units are nanoseconds unless otherwise specified.




Figure 18a. Input Handshake




Figure 18b. Output Handshake

## AC CHARACTERISTICS

### Handshake Timing

| No. | Symbol       | Parameter                   | Min | Max | Notes* |
|-----|--------------|-----------------------------|-----|-----|--------|
| 1   | TsDI(DAV)    | Data In Setup Time          | 0   |     |        |
| 2   | ThDI(DAV)    | Data In Hold time           | 160 |     |        |
| 3   | TwDAV        | Data Available Width        | 120 |     |        |
| 4   | TdDAVH(RDY)  | DAV ↓ Input to RDY ↓ Delay  |     | 120 | 1,2    |
| 5   | TdDAVOI(RDY) | DAV ↓ Output to RDY ↓ Delay | 0   |     | 1,3    |
| 6   | TdDAVIR(RDY) | DAV ↑ Input to RDY ↑ Delay  |     | 120 | 1,2    |
| 7   | TdDAVOR(RDY) | DAV ↑ Output to RDY ↑ Delay | 0   |     | 1,3    |
| 8   | TdDO(DAV)    | Data Out to DAV ↓ Delay     | 30  |     | 1      |
| 9   | TdRDY(DAV)   | Rdy ↓ Input to DAV ↑ Delay  | 0   | 140 | 1      |

#### NOTES:

1. Test load 1.

2. Input handshake

3. Output handshake

1 All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

\* Units in nanoseconds (ns).

## CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

| Number | Symbol    | Z8671-8 Equation | Number | Symbol    | Z8671-8 Equation |
|--------|-----------|------------------|--------|-----------|------------------|
| 1      | TdA(AS)   | TpC - 75         | 13     | TdDS(R/W) | TpC - 65         |
| 2      | TdAS(A)   | TpC - 55         | 14     | TdDW(DSW) | TpC - 75         |
| 3      | TdAS(DR)  | 4TpC - 140*      | 15     | TdDS(DW)  | TpC - 55         |
| 4      | TwAS      | TpC - 45         | 16     | TdA(DR)   | 5TpC - 215*      |
| 6      | TwDSR     | 3TpC - 125*      | 17     | TdAS(DS)  | TpC - 45         |
| 7      | TwDSW     | 2TpC - 90*       |        |           |                  |
| 8      | TdDSR(DR) | 3TpC - 175*      |        |           |                  |
| 10     | Td(DS)A   | TpC - 55         |        |           |                  |
| 11     | TdDS(AS)  | TpC - 55         |        |           |                  |
| 12     | TdR/W(AS) | TpC - 75         |        |           |                  |

\* Add 2TpC when using extended memory timing