

DESCRIPTION


The HYM5C8256 is a 256K words by 8 bits dynamic RAM module and consists of eight HY53C256LF Fast Page mode CMOS DRAM in 18 pin PLCC package mounted on a 30 pin glass-epoxy printed circuit board. 0.22μF decoupling capacitors are mounted under all the 256K DRAMs.

HYM5C8256M is a socket type and HYM5C8256P is a leaded type single-in-line module, these are suitable for easy interchange and addition of 256K bytes memory.

FEATURES

- Fast Page Mode operation
 - Fast access time
- | | t _{RAC} | t _{CAC} | t _{PC} |
|--------------|------------------|------------------|-----------------|
| HYM5C8256-70 | 70 | 15 | 50 |
| HYM5C8256-80 | 80 | 20 | 55 |
| HYM5C8256-10 | 100 | 25 | 60 |
| HYM5C8256-12 | 120 | 30 | 70 |
- Single power supply of 5V±10%
 - CAS Before RAS, RAS only, Hidden Refresh.
 - Low power operating
 3.08W max.(HYM5C8256-70)
 2.64W max.(HYM5C8256-80)
 2.20W max.(HYM5C8256-10)
 1.98W max.(HYM5C8256-12)
 - TTL compatible inputs and outputs
 - 256 refresh cycles / 4ms


BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₆	ADDRESS INPUTS
DQ ₀ -DQ ₇	DATA INPUT/OUTPUT
RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBES
WE	WRITE ENABLE
V _{DD}	POWER(+5V)
V _{SS}	GROUND

PIN CONNECTIONS



NOTES :

1. HYM5C8256P's pin configuration is the same as HYM5C8256M's.
2. Common CAS control for eight data-in and data-out lines (DQ₀-DQ₇).
3. The common I/O feature dictates the use of only early write operations to prevent contention on data-in and data-out (DQ₀-DQ₇).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{DD}	Voltage on V _{DD} Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _T	Power Dissipation	8	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{DD} +1	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are reference to V_{SS}.

DC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HYM5C8256		UNIT	NOTE
				MIN.	MAX.		
I _{IL}	Input Leakage Current(any input pin)	V _{SS} ≤ V _{IN} ≤ V _{DD}			80	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤ D _{OUT} ≤ V _{DD} R _{AS} , C _{AS} at V _{IH}			10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	t _{RC} =t _{RC} (min.)	-70	560	mA	1, 2	
			-80	480			
			-10	400			
			-12	360			
I _{DD2}	V _{DD} Supply Current, TTL Standby	R _{AS} , C _{AS} at V _{IH} other inputs ≥ V _{SS}			16	mA	
I _{DD3}	V _{DD} Supply Current, R _{AS} -only Refresh	t _{RC} =t _{RC} (min.)	-70	560	mA	2	
			-80	480			
			-10	400			
			-12	360			
I _{DD4}	V _{DD} Supply Current, Fast Page Mode	Minimum Cycle	-70	360	mA	1, 2	
			-80	320			
			-10	280			
			-12	240			
I _{DD5}	V _{DD} Supply Current, CMOS Standby	R _{AS} ≥ V _{DD} -0.2V, C _{AS} =V _{IH} , other inputs ≥ V _{SS}			8	mA	1
I _{DD6}	V _{DD} Supply Current, C _{AS} -Before-R _{AS} Refresh	t _{RC} =t _{RC} (min.)	-70	560	mA	2	
			-80	480			
			-10	400			
			-12	360			
V _{OL}	Output Low Voltage	I _{OL} =4.2mA			0.4	V	
V _{OH}	Output High Voltage	I _{OH} =-5mA		2.4		V	

NOTES :

- I_{DD1} depends on output loading when the device output is selected. Specified I_{DD1}(max.) is measured with the output open.
- I_{DD2} depends upon the number of address transitions. Specified I_{DD2}(max.) is measured with a maximum of two transitions per address cycle in fast page mode.

AC CHARACTERISTICS

($T_A=0^{\circ}\text{C}$ to 70°C , $V_{DD}=5V\pm 10\%$, $V_{SS}=0V$, unless otherwise noted.)

#	SYMBOL	PARAMETER	HYM5C8256								UNIT	NOTE
			70		80		10		12			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t_{RAS}	RAS Pulse Width	70	10K	80	10K	100	10K	120	10K	ns	
2	t_{RC}	Read or Write Cycle Time	130		145		175		205		ns	
3	t_{RP}	RAS Precharge Time	50		55		65		75		ns	
4	t_{ASR}	Row Address Set-up Time	0		0		0		0		ns	
5	t_{RAH}	Row Address Hold Time	15		15		15		20		ns	
6	t_{RAL}	Column Address to RAS Lead Time	35		40		45		55		ns	
7	t_{RAD}	RAS to Column Address Delay Time	20	35	20	40	20	55	25	65	ns	1
8	t_{ASC}	Column Address Set-up Time	0		0		0		0		ns	
9	t_{CAH}	Column Address Hold Time	15		15		20		25		ns	
10	t_{RCD}	RAS to CAS Delay	25	55	25	60	25	75	30	90	ns	2
11	t_{RAC}	Access Time from RAS		70		80		100		120	ns	3,4,5
12	t_{AA}	Access Time From Column Address		35		40		45		55	ns	5,6,12
13	t_{CAC}	Access Time from CAS		15		20		25		30	ns	5,12
14	t_{CAS}	CAS Pulse Width	15	75K	20	75K	25	75K	30	75K	ns	
15	t_{RSH}	RAS Hold Time	15		20		25		30		ns	
16	t_{RCS}	Read Command Set-up Time	0		0		0		0		ns	
17	t_{RCH}	Read Command Hold Time Referenced to CAS	5		5		5		5		ns	7
18	t_{RRH}	Read Command Hold Time Referenced to RAS	5		5		5		5		ns	7
19	t_{CRP}	CAS to RAS Precharge Time	15		15		15		20		ns	
20	t_{OFF}	Output Buffer Turn Off Delay	0	15	0	20	0	25	0	30	ns	8
21	t_{WP}	Write Command Pulse Width	15		15		20		25		ns	
22	t_{CP}	CAS Precharge Time	15		15		20		25		ns	
23	t_{AR}	Column Address Hold Time From RAS	55		60		70		80		ns	
24	t_{WCR}	Write Command Hold Time From RAS	55		60		70		80		ns	
25	t_{WCS}	Write Command Set-up Time	0		0		0		0		ns	9,10
26	t_{WCH}	Write Command Hold Time	15		15		20		25		ns	
27	t_{DS}	Data In Set-up Time	0		0		0		0		ns	11
28	t_{DH}	Data In Hold Time	15		15		20		25		ns	11
29	t_{DHR}	Data In Hold Time Reference to RAS	55		60		70		80		ns	
30	t_{CPA}	Access Time from CAS Precharge		45		50		55		65	ns	12

#	SYMBOL	PARAMETER	HYM5C8256								UNIT	NOTE
			70		80		10		12			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
31	t _{PC}	Fast Page Mode Cycle time	50		55		60		70		ns	
32	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20		25		30		35		ns	
33	t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	20		25		30		35		ns	
34	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0		0		0		0		ns	
35	t _{CSR}	$\overline{\text{CAS}}$ Set-up Time, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	10		10		10		10		ns	
36	t _{CHR}	$\overline{\text{CAS}}$ Hold Time, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	20		25		30		40		ns	
37	t _T	Transition Time(Rise and Fall)	3	25	3	25	3	25	3	25	ns	
38	t _{REF}	Refresh Interval(256 cycle)		4		4		4		4	ms	

NOTES :

1. Operation within the t_{RAD(max.)} limit insures that t_{RAC(max.)} can be met. t_{RAD(max.)} is specified as a referenced point only. If t_{RAD} is greater than the specified t_{RAD(max.)} limit, then the access time is controlled by t_{AA} and t_{CAC}.
2. Operation within the t_{RCD(max.)} limit insures that t_{RAC(max.)} can be met. t_{RCD(max.)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max.)} limit, then the access time is controlled by t_{CAC}.
3. Assume t_{RAD} ≤ t_{RAD(max.)}. If t_{RAD} is greater than t_{RAD(max.)} then t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD(max.)}.
4. Assume t_{RCD} ≤ t_{RCD(max.)}. If t_{RCD} is greater than t_{RCD(max.)} then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD(max.)}.
5. Measured with a load equivalent to two TTL loads and 100 pF.
6. Assumes that t_{RCD} ≥ t_{RCD(max.)} and t_{RAD} ≤ t_{RAD(max.)}.
7. Assumes that t_{RCD} ≤ t_{RCD(max.)} and t_{RAD} ≥ t_{RAD(max.)}.
8. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
9. t_{OFF} define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
10. t_{WCS} is not a restrictive operating parameter. This is included in the data sheet as a electrical characteristic only. If t_{WCS} ≥ t_{WCS(max.)} the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle.
11. t_{PS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
12. Access time is determined by the longer of t_{AA}, t_{CAC}, t_{CPA}.
13. t_T is measured between V_{IH(min.)} and V_{IH(max.)}.
14. AC measurements assume t_T = 5ns.
15. An initial pause of 200μs is required after power-up and followed at least 8 initialization cycles(any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -only refresh). 8 initialization cycles are required after extended period of bias without clocks.


CAPACITANCE

(T_A = 25°C, V_{DD} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance(A ₀ -A ₈ , $\overline{\text{WE}}$, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$)	—	55	pF
C _{DQ}	I/O Capacitance(DQ ₀ -DQ ₇)	—	15	pF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




RAS-ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

