										ONS										
LTR	DESCRIPTION DATE (YR-MO-DA) APPROVED Add device type 02. Technical changes in table 94-09-21 M. L. Poelking)										
A	Add device type 02. Technical changes in table I. Editorial changes throughout.							le		94-0	9-21	-	M.	L.	Poel	cing				
REV SHEET																				
· · · · · · · · · · · · · · · · · · ·					A	A	A	A												
SHEET	15 US	16	17	18 RE	19	A 20	A 21 A	A 22	A	A	A	A	A	A	A	A	A	A		
SHEET REV SHEET	US	16	17	RE	19	 	21	22	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A 111	A 12		14
SHEET REV SHEET REV STAT	US S	16	17	RE	19 EV EET	20	21 A 1	22 A 2	 	4	5	6 SE EI	7 ECIR	8	9 S SU	10 PPLY	11 CEN	12	2 13	14
SHEET REV SHEET REV STATOF SHEET PMIC N/A STA	US S NDAR	RD		RE SH PREP	19 VETT PARED B Chri	20 SY stophe	21 A 1	A 2	 	4	5	6 SE EI	7 ECIR	8	9	10 PPLY	11 CEN	12	2 13	14
SHEET REV SHEET REV STATOF SHEET PMIC N/A STA	US S NDAR CIRC AWING	RD CUIT G VAILAE	BLE	RE SH PREP	19 EV PARED B Chri CKED BY Will	20 3Y stophe	21 A 1 C. Heck	22 A 2 Rauch	 	MIC 16-	5 EFENS	GE EL	7 ECIR AYTO	8 SONIC SN, C	9 S SU HIO GITA	PPLY 454	CEN 44	TER	2 13	
SHEET REV SHEET REV STATE OF SHEET PMIC N/A STA MICRO DRAWIN FOR USE BY	US S NDAR CIRC AWING	RD CUIT G VAILAB	SLE NTS	SH PREP CHEC	19 EV PARED B Chri CKED BY Will	20 SY stophe (liam k	21 A 1 C. Heck	22 A 2 Rauch	 	MIC 16- SII	EFENS CROC -BIT LICO	6 SE EI CIRCUMIC	7 ECIR AYTO	8 SONICE ONT	9 S SU HIO GITA	PPLY 454.	CEN 44 CHMC	TER OS,	2 13	I
SHEET REV SHEET REV STAT OF SHEET PMIC N/A STA MICRO DRA THIS DRAWIN FOR USE BY AND AGEN	US S NDAR CIRC AWING IG IS A ALL DEF	RD CUIT G VAILAB	SLE NTS	RE SH PREP CHEC	19 EV HEET CARED B Chri KED BY Will	20 Stophe (liam k	21 A 1 A C. Heck	22 A 2 Rauch	 	MIC 16-	EFENS CROC -BIT LICO	6 SE EI CIRCUMIC	7 ECIR AYTO	B SONICE ONT	9 S SU HIO GITA	PPLY 454.	CEN 44	TER OS,	2 13	I

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E288-94

■ 9004708 0003903 120 **■**

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>		
01	80C196KB	12 MHz CHMOS 16-bit microcontroller		
02	80C196KB-12	12 MHz CHMOS 16-bit microcontroller		

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Z	CMGA3~P68	68	pin grid array package
Y	see figure 1	68	leaded chip carrier package

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
Voltage on any pin with respect to ground	-0.5 V to +7.0 V
Storage temperature range	-65°C to +150°C
Case operating temperature range (T _C)	-55°C to +125°C
Case operating temperature range (T_C) Power dissipation (P_D)	1.5 W <u>1</u> /
Lead temperature (soldering 10 seconds)	265°C
Junction temperature (T _j)	150°C
Thermal resistance, junction-to-case (0 ₁₀):	See MIL-STD-1835

1.4 Recommended operating conditions.

Case operating temperature range (I_c)	-55°C to +125°C <u>2</u> /
Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
Digital circuit ground (V _{CC})	0.0 V dc
Analog supply voltage (Vpc)	4.5 V dc to 5.5 V dc
Analog supply voltage (V _{REF})	3.5 to 12 MHz
High level input voltage:	
Excluding XTAL1, RESET (V,u)	1.9 V dc to 6.0 V dc
XTAL1 (V ₁₄₁) ¹⁰	3.15 V dc to 6.0 V dc
RESET (V ₁₀₂)	2.2 V dc to 6.0 V dc
Excluding XTAL1, RESET (V _{IH})	-0.5 V dc to 0.8 V dc

- 1/ Must withstand the added PD due to short circuit test; e.g., IOS.
- 2/ Case temperatures are "instant on".

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

DESC FORM 193A JUL 94

■ 9004708 0003904 067 **■**

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Nicroelectronics.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standard Microcircuit Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
- 3.2.4 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 3

DESC FORM 193A JUL 94

🖚 9004708 0003905 TT3 🗯

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C <u>1</u> /	Group A subgroups	Device type	Lim	Units	
		V _{CC} = 5.0 V ±10% unless otherwise specified	04031 VAP	-/	Min	Max	
Input low voltage	v _{IL}		1, 2, 3	All	-0.5	0.8	v
Input high voltage (all except RESET and XTAL1)	A ^{I H}	1		01	0.2V _{CC} +1.0	v _{cc} +0.5	v
		1		02	0.2V _{CC} +1.1	v _{cc} +0.5	
Input high voltage XTAL1	V _{IH1}	1		All	0.7 V _{CC}	v _{cc} +0.5	v
Input high voltage on RESET	V _{1H2}	1		All	2.2	v _{cc} +0.5	٧
Output low voltage	v _{OL}	I _{OL} = 200 μA I _{OL} = 3.2 mA I _{OL} = 7.0 mA		All		0.3 0.45 1.5	V
Output high voltage (standard outputs)	УОН	IOH = -200 #A IOH = -3.2 mA IOH = -7.0 mA		ALL	V _{CC} 0.3 V _{CC} 0.7 V _{CC} 1.5		v
Output high voltage (quasi- bidirectional outputs)	V _{OH1}	1 _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA		All	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		v
Input leakage current (standard inputs)	ILI	0.0 ≤ V _{IN} ≤ V _{CC} -0.3 V		ALL		±10	μА
Input leakage current (port 0)	I _{LI1}	0.0 ≤ V _{IN} ≤ V _{REF}		ALL		±3	
1 to 0 transition current (QBD) pins	I _{TL}	V _{IN} = 2.0 V		01 02		-650 -800	
Logical O input current (QBD) pins	IIL	V _{IN} = 0.45 V		ALL		-50	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

DESC FORM 193A JUL 94

■ 9004708 000390L 93T ■

TARIF	١.	Electrical	nerformence	characteristics	continued
IABCE	4 -	Electificat	Del Tormance	Characteristics.	continued

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C <u>1</u> / V _{CC} = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
			subgroups		Hin	Max	
Logical O input current in RESET (ALE, RD, WR, BHE,	I _{IL1}	V _{IN} = 0.45 2/	1, 2, 3	01		-850	mA.
INST, P2.0			1	02	!	-7	<u> </u>
Active mode current RESET	¹ cc	XTAL1 = 12MHz V _{CC} = V _{PP} = V _{REF} = 5.5 V		ALL		60	mA
I/D converter reference current	IREF			All		5	
dle mode current	IDLE	XTAL1 = 12 MHz		01		22	
		V _{CC} = V _{PP} = V _{REF} = 5.5 V	1	02		25	
Active mode current	I _{CC1}	XTAL1 = 3.5 MHz	1	01		22	
	<u> </u>		1	02		30	<u> </u>
Power down mode current	I _{PD}	XTAL1 = 12MHz V _{CC} = V _{PP} = V _{REF} = 5.5 V		All		50	μА
Reset pull-up resistor	R _{RST}		4, 5, 6	All	6K	50K	Ω
Pin capacitance (any pin to V _{SS})	cs	fIEST = 1.0 MHz see 4.3.1c	4	ALL		10	pí
Address valid to READY setup	†AVYV	Capacitance load on all pins = 100 pF, rise and	9, 10, 11	ALL		2t _{OSC} -85	ns
ALE low to READY setup	^t LLYV	fall time = 10 ns, f _{OSC} = 12 MHz, see figure 4		All		t _{osc} -75	
Non READY time	^t YLYH			ALL	No uppe	er limit	
READY hold after CLKOUT low	^t CYLX			ALL	0	tosc-30	
READY hold efter ALE low	t _{LLYX}		1	ALL	tosc-15	2t _{osc} -40	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

DESC FORM 193A JUL 94

■ 9004708 0003907 876 **■**

Test	Symbol	Conditions -55°C ≤ T _E ≤ +125°C <u>1</u> / V _{CC} = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Li	mits	Units	
					Min	Max		
Address valid to BUS WIDTH setup	^t AVGV	Capacitive load on all pins = 100 pF, rise and	9, 10, 11	All		2t _{osc} -85	ns	
ALE low to BUS WIDTH setup	^t LLGV	fall time = 10 ns, f _{OSC} = 12 MHz, see figure 4		ALL		tosc ⁻⁷⁰	ns	
BUS WIDTH hold after CLKOUT low	t _{CLGX}			All	0		ns	
Address valid to input data valid	^t AVDV			ALL		3t _{OSC} -67	ns	
ND active to input data valid	t _{RLDV}			All		t _{osc} -23	ns	
CLKOUT low to input data valid	^t CLDV			All		t _{osc} -50	ns	
ind of RD to input data float	^t RHDZ			ALL		t _{OSC} -20	ns	
ata hold after RD inactive	^t RXDX			ALL	0		ns	
requency on XTAL1	fXTAL			All	3.5	12	MHz	
I/f _{XTAL}	^t osc			ALL	83	286	ns	
(TAL1 high to CLKOUT high or low <u>3</u> /	txHCH					01	35	110
				02	20	110		
CLKOUT cycle time	^t CLCL			All	2t	osc		
CLKOUT high period	t _{CHCL}				tosc-10	t _{osc} +10		

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL SHEET
A

DESC FORM 193A JUL 94

■ 9004708 0003908 702 **■**

	TABLE	E I. <u>Electrical performance ch</u>	naracteristics	contin	ued		
Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C <u>1</u> /	Group A subgroups	Device type	Lim	Limits	
		V _{CC} = 5.0 V ±10% unless otherwise specified	oudgi vapo	175-	Min	Max	
CLKOUT falling edge to ALE rising	^t CLLH	Capacitive load on all pins = 100 pF, rise and	9, 10, 11	01	-5	15	ns
-		fall time = 10 ns.	1	02	-10	10	Щ
ALE high period	tLHLL	f _{OSC} = 12 MHz See figure 4		ALL	tosc-12	tosc+12	ns
Address setup to ALE falling edge	^t AVLL			All	tosc-20		ns
Address hold after ALE falling edge	^t LLAX			ALL	tosc ⁻⁴⁰		ns
ALE falling edge to RD falling edge	^t LLRL			All	t _{osc} -40		ns
RD low to CLKOUT falling edge	^t rlcl		•	01	5	30	ns
		4 !	'	02	4	25	
ALE falling edge to CLKOUT rising	^t llch		1	ALL	-15	15	ns
ALE cycle time <u>4</u> /	^t LHLH			ALL	4t ₀	esc	ns
RD low period	t _{rlrh}		,	All	tosc-5		
RD rising edge to rising edge <u>5</u> /	^t RHLH		!	All	^t osc	tosc ⁺²⁵	
RD low to address float	^t rlaz			All		10	
ALE falling edge to WR falling edge	^t LL V L		:	All	tosc ⁻¹⁰		
CLKOUT low to WR falling edge ee footnotes at end of	^t CLWL			ALL	0	25	

	
STANDARD	
MICROCIRCUIT DRAWING	
DEFENSE ELECTRONICS SUPPLY	
	CENTER
DAYTON, OHIO 45444	

SIZE A		5962-89982
	REVISION LEVEL A	SHEET 7

■ 9004708 0003909 649 **■**

TARIE I	Flectrical	performance	characteristics	continued

Test	Symbol		Group A subgroups	Device type			Units			
			Sasar Sapa	1,000	Min	Max				
Data stable to WR rising edge	^t qvwH	Capacitance load on all pins = 100 pF, rise and	9, 10, 11	ALL	t _{osc} -23		ns			
Data hold after WR rising edge	t _{wHex}	fall time = 10 ns, f _{OSC} = 12 MHz, see figure 4		01	t _{osc} -10		ns			
Traing eage		see Tigure 4		02	tosc ⁻¹⁵					
WR rising edge to ALE rising edge	twhLH			01	tosc-10	tosc ⁺¹⁵	ns			
5/				02	t _{osc} -15	t _{osc} +10				
BHE, INST holg after	t _{WHBX}			01	t _{osc} -10		ns			
WR rising edge				02	02	t _{osc} -15				
Oscillator frequency	1/t _{XLXL}			ALL	3.5	12.0	MHz			
CLKOUT high to WR rising edge	t _{CHWH}			01	-10	10	ns			
					-5	15	+			
WR low period	^t wlwH				t _{osc} -30		ns			
Oscillator period	top			All	83	286	ns			
High time	t _{HT}			ALL	32					
Low time	t _{i T}			All	32					
Rise time	t _{RT}			ALL		10				
Fall time	t _{FT}					A	All		10	
Serial port clock period (BRR ≥ 8002H) <u>3</u> /	^t XLXL			All	^{6t} osc					
Serial port clock falling edge to rising edge (BRR ≥ 8002H) <u>3</u> /	^t xLXH			All	4t _{osc} ±50					

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8

DESC FORM 193A JUL 94

= 9004708 0003910 360 =

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C <u>1</u> /	Group A	Device	Lim	its	Units
		V _{CC} = 5.0 V ±10% unless otherwise specified	subgroups	type	Min	Max	
Output data setup to clock rising edge 3/	^t QVXH	Capacitive load on all pins = 100 pF, rise and fall time = 10 ns. f _{OSC} = 12 MHz, See figure 4.	9, 10, 11	All	2t _{0SC} -50		ns
Output data hold after clock rising edge <u>3</u> /	t _{XHQX}			All	2t _{0SC} -50		
Mext output data valid after clock rising edge <u>3</u> /	^t xHQV			All		^{2t} 0SC ⁺⁵⁰	
Serial port clock period (BRR = 8001H) <u>3</u> /	^t XLXL			A11	^{4t} osc		
Serial port clock falling edge to (BRR = 8001H) <u>3</u> /	^t xlxH			All	2t _{OSC} ±50		
Input data setup to clock rising edge <u>3</u> /	^t ovxh			All	t _{OSC} +50		
Input data hold after clock rising edge <u>3</u> /	^t xHDX			All	0		
Last clock rising to output float 3/	^t xHQZ			All		^t osc	
Resolution		Clock prescaler on mode 2 Ver = 5.120 V, XTAL1 = 12 MHz	1, 2, 3	All	256	1024 10	level bits
Absolute error]	All	0	±4	LSBs
Non-linearity		7		All	0	±4	

See	footnotes	at	end	of	table.	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

■ 775 11PE000 807+00P

TABLE	I.	Electrical	performance	characteristics	continued

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C <u>1</u> /	Group A subgroups	Device type	Limits		Units
		V _{CC} = 5.0 V ±10% unless otherwise specified			Min	Max	
Differential non-linearity			1, 2, 3	All	0	±2	LSBs
Channel to channel matching				ALL	0	±1	LSBs
Off isolation <u>3</u> / <u>6</u> /			4, 5, 6	ALL	-60		dß
Input resistance 3/				01	1K	5K	Ω
			·	02	750	1.2K	
DC input leakage			1, 2, 3	All	0	3.0	μА

1/ The following pins are active low: RESET, EA, ADV of ALE/ADV, RD WR/WRL, and BHE/WRH. Case temperatures are instant on. QBD_(quasi-bidirectional pins) include port 1, P2.6 and P2.7. Standard outputs include ADO-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, ports 3 and 4, TXD/P2.0, and RXD (in serial mode 0). The V_{OH} specifications is not valid for RESET. Ports 3 and 4 are open drain outputs. Standard inputs include HSI pins, EA, READY, BUS WIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RSTP2.4. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45 V or V_{OH} is held below

V_{CC} -0.7 V:

I_{OH} on output pins: 10 mA.

I_{OH} on quasi-bidirectional pins: Self limiting.
I_{OH} on standard output pins: 10 mA.

Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.


During normal (non-transient) conditions, the following total current limits apply:

- $\underline{2}$ / Holding these pins below $V_{ ext{IH}}$ in RESET may cause the part to enter test modes.
- 3/ Guaranteed if not tested, to the limits specified in table 1.
- 4/ CLKOUT is directly generated as a divide by 2 of the oscillator, ALE is directly generated as a divde by 4 of the oscillator.
- 5/ Assuming back-to-back bus cycles.
- 6/ DC to 100 KHz. Multiplexer break-before-make guaranteed.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89982
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 10

DESC FORM 193A JUL 94

9004708 0003912 133 📟



7004708 0003913 07T

	Dimensions					
		imeters	Inches			
Symbol	Min	Max	Min	Max		
A	2.03	2.69	.080	.106		
В	0.41	0.51	.016	.020		
B ₁	1.02	1.52	.040	.060		
B ₂	0.76	1.02	.030	.040		
B ₃	0.13	0.51	.005	.020		
С	0.20	0.31	.008	.012		
D	41.66	47.50	1.640	1.870		
D	23.75	24.64	.935	.970		
D ₂	20.3	2 BSC	.800	BSC		
e1	1.2	7 BSC	.050	BSC		
L	9.52	11.43	.375	.450		
L ₁	1.02	1.52	.040	.060		
N	68		6	8		
s	1.68	2.21	.066	.087		
S ₁	1.27		.050			

NOTES:


FIGURE 1. Case outline Y - continued

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89982
DAYTON, OHIO 45444	_	REVISION LEVEL A	SHEET 12


DESC FORM 193A JUL 94

🖿 9004708 0003914 TO6 📟


The preferred unit of measurement is millimeters. However, this item was designed using inchpound units of measurements. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.




--- 9004708 0003915 942 **---**




= 9004708 0003916 889 =



= 9004708 0003917 715 **=**



9004708 0003918 651 📟





AC testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".

For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded $\rm V_{OH}/V_{OL}$ level occurs $\rm I_{OL}/I_{OH}$ $^{\pm 15}$ mA.

FIGURE 4. Switching waveforms and test circuit - continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 94

= 7004708 0003920 20T **=**

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table 1)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*8, 9,10,11
Group A test requirements (method 5005)	1,2,3,4,7,8 9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,7,9

^{*} PDA applies to subgroup 1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 19

■ 9004708 0003921 146 **■**

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
 - d. Subgroups 7 and 8 shall include verification of the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5765, or telephone (513) 296-8525.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89982
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 20

9004708 0003922 082 **=**

TABLE III. Pin functions.

Pin name	Function
v _{cc}	Main supply voltage (5.0 V).
v _{ss}	Digital circuit ground (0.0 V). There are two $V_{ extsf{SS}}$ pins, both must be connected.
V _{REF}	Reference voltage for the A/D converter (5.0 V). $V_{\rm REF}$ is also the supply voltage to the analog portion of the A/D converter and the logic used to read port 0. Must be connected for A/D and port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{\rm SS}$.
V _{PP}	Timing pin for the return from power down circuit. Connect this pin with a 1 μ F capacitor to V_{SS} and a 1 M Ω resistor to V_{CC} . If this function is not used, V_{pp} may be tied to V_{CC} .
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is one-half the oscillator frequency. It has a 50 percent duty cycle.
RESET	Reset input to the chip. Input low for at least four state times to reset the chip. The subsequent low-to-high transition resynchroizes CLKOUT and commences a 10-state time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump location to location 2080H is excuted. Input high for normal operation. RESET has an internal pull-up.
BUS WIDTH	Input for BUS WIDTH selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUS WIDTH is a 1, a 16-bit bus cycle occurs. If BUS WIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	EA must be tied low. EA equal to a TTL-low causes accesses to locations 2000H
ALE/ADV	through 3FFF to be directed to off-chip memory.
	Address latch enable or address valid output as selected by CCR. Both pin options pro <u>vide</u> a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at <u>the</u> end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory addresses.

 $6.6 \ \underline{Pin\ descriptions}$. Microcircuits conforming to this drawing shall have pin functions as specified in table III.

STANDARD MICROCIRCUIT DRAWING	SI ZE A		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 21

DESC FORM 193A JUL 94

■ 9004708 0003923 Tl9 ■

TABLE III. Pin functions - continued

	Function
Pin name	
RD	Read signal output to external memory . $\overline{\text{RD}}$ is activated only during external memory reads.
WR/WRL	Write and write low output to external memory, as selected by the CCR WR will go lo <u>w o</u> nly for external writes where an even byte is being written. WR/WRL is actvated only during external memory writes.
BHE/WRH	Bus high enable or write high output to external memory, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to high byte of the data bus. A0 = 0 selects the the bank of memory that is connected to the low byte of the data bus. Thus acesses to a 16-wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high byte only (A0 = 1, BHE = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is selected the pin_will_go low if the bus cycle is writing to an odd memory location. BHE/WRH is valid only during 16-bit external memory write cycles.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory contoller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
нѕі	Inputs to high speed input unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO unit. The HSI pins are also used as the SID in SLAVE programming mode.
нѕо	Outputs from high speed output unit. Six HSO pins are available: HSO.O, HSO.1 HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HS1 unit.
port 0	8-bit high impedance input only port. Three pins can be used as a digital inputs and /or as analog inputs to the on-chip A/D converter These pins set the programming mode.
PORT 1	8-bit quasi-bidirectional I/O port.
PORT 2	8-bit multifunctional port. All of its pins are shared with other functions in the 01 device.
PORT 3, PORT 4	8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pull-ups.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING	SIZE		5962-89982
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

DESC FORM 193A JUL 94