

#### **General Description**

The MAX2114 low-cost, direct-conversion tuner is designed for use in digital direct-broadcast satellite (DBS) television set-top box units. Its direct-conversion architecture reduces system cost compared to devices with IF-based architectures. The MAX2114 directly tunes L-band signals to baseband using a broadband I/Q downconverter. The operating frequency range spans 925MHz to 2175MHz.

The MAX2114 includes a low-noise amplifier (LNA) with gain control, I and Q downconverting mixers, lowpass filters with gain and frequency control, a local oscillator (LO) buffer with a 90° quadrature network, and a charge-pump-based phase-locked loop (PLL) for frequency control. The MAX2114 has an on-chip LO, requiring only an external varactor-tuned LC tank for operation. The LO's output drives the internal guadrature generator and has a buffer amplifier to drive offchip circuitry. The MAX2114 comes in a 44-pin QFN package with exposed paddle (EP).

### **Applications**


U.S. DSS Set-Top Receivers European DVB-Compliant Systems Cellular Base Stations Wireless Local Loop

**Broadband Systems LMDS** Professional Receivers **VSAT** Microwave Links

### **Features**

- **♦** Complete Low-Cost Solution for DBS Direct Downconversion
- **♦** High Level of Integration Minimizes Component Count
- ◆ 1MBaud to 45MBaud Operation
- ♦ Selectable LO Buffer
- ♦ +5V Single-Supply Operation
- ♦ 925MHz to 2175MHz Input Frequency Range
- ♦ On-Chip Quadrature Generator, Dual-Modulus Prescaler (/32, /33)
- ♦ On-Chip Crystal Oscillator Amplifier
- **♦ PLL Phase Detector with Gain-Controlled Charge Pump**
- ♦ Input Levels: -25dBm to -68dBm per Carrier
- ♦ Over 50dB Gain Control Range
- ♦ Noise Figure = 10.6dB; IIP3 = +10.7dBm (at 1550MHz)
- **♦ Automatic Baseband Offset Correction**

### Pin Configuration



### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX2114UGH	0°C to +85°C	44 QFN-EP*

<sup>\*</sup>Exposed paddle

Functional Diagram appears at end of data sheet.

MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.3V to +7V	Continuous Current (any pin other than VCC or GND)20mA
All Other Pins to GND0.3V to (V <sub>CC</sub> + 0.3V)	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
RFIN+ to RFIN-, TANK+ to TANK-,	44-Pin QFN-EP (derate 27mW/°C above +70°C)1.8W
IDC+ to IDC-, QDC+ to QDC±2V	Operating Temperature0°C to +85°C
IOUT_, QOUT_ to GND Short-Circuit Duration10s	Junction Temperature+150°C
LOBUF+/PSOUT+, LOBUF-/PSOUT- Short-Circuit Duration10s	Storage Temperature Range65°C to +150°C
VRLO Short-Circuit Duration0s	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(\text{V}_{\text{CC}} = +4.75 \text{V to } +5.25 \text{V}, \text{V}_{\text{FB}} = +2.4 \text{V}, \text{C}_{\text{IOUT}} = \text{C}_{\text{QOUT}} = 10 \text{pF}, \text{f}_{\text{FLCLK}} = 2 \text{MHz}, \text{RFIN}\_ = \text{unconnected}, \text{R}_{\text{IOUT}} = \text{R}_{\text{QOUT}} = 10 \text{k}\Omega, \text{V}_{\text{LOBUFSEL}} = +0.5 \text{V}, \text{V}_{\text{RFBAND}} = \text{V}_{\text{INSEL}} = \text{V}_{\text{CPG1}} = \text{V}_{\text{CPG2}} = +2.4 \text{V}, \text{V}_{\text{PLLIN}} = \text{V}_{\text{MOD}} = +1.3 \text{V}, \text{V}_{\text{PLLIN}} = \text{V}_{\text{MOD}} = +1.1 \text{V}, \text{T}_{\text{A}} = +25 ^{\circ}\text{C}, \text{unless otherwise noted}.$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	Vcc		4.75		5.25	V
Operating Supply Current	Icc			195	275	mA
STANDARD DIGITAL INPUTS (	INSEL, CPG	i1, CPG2, LOBUFSEL, LODIVSEL, RFBAND)				
Input Voltage High	VIH		2.4			V
Input Voltage Low	VIL				0.5	V
Input Current	liN		-15		10	μΑ
RFBAND Input Current			-200		200	μΑ
SLEW-RATE-LIMITED DIGITAL	INPUT (fFL	CLK)				•
FLCLK Input Voltage High			1.85			V
FLCLK Input Voltage Low					1.45	V
FLCLK Input Current (Note 1)		RSOURCE = $50k\Omega$ , VFLCLK = $1.65V$	-1		1	μΑ
DIFFERENTIAL DIGITAL INPU	TS (MOD+,	MOD-, PLLIN+, PLLIN-)				•
Common-Mode Input Voltage	V <sub>CMI</sub>		1.08	1.2	1.32	V
Input Voltage Low		Referenced to V <sub>CMI</sub>			-100	mV
Input Voltage High		Referenced to V <sub>CMI</sub>	100			mV
Input Current (Note 1)			-5		5	μΑ
DIFFERENTIAL DIGITAL OUTF	UTS (LOBU	F+/PSOUT+, LOBUF-/PSOUT-)				•
Common-Mode Output Voltage	VCMO		2.16	2.4	2.64	V
Output Voltage Low (Note 2)		Referenced to V <sub>CMO</sub> , LOBUFSEL ≤ 0.5V			-150	mV
Output Voltage High (Note 2)		Referenced to V <sub>CMO</sub> , LOBUFSEL ≤ 0.5V	150			mV
FREQUENCY SYNTHESIZER/L	O BUFFER					•
		(V <sub>MOD+</sub> - V <sub>MOD-</sub> ) ≥ 200mV, LOBUFSEL ≤ 0.5V	32		32	
Prescaler Ratio		(V <sub>MOD+</sub> - V <sub>MOD-</sub> ) ≤ -200mV, LOBUFSEL ≤ 0.5V	33		33	]
riescalei natio		LOBUFSEL ≥ 2.4V, LODIVSEL ≤ 0.5V	2		2	
		LOBUFSEL ≥ 2.4V, LODIVSEL ≥ 2.4V	1		1	
Reference Divider Ratio			8		8	
XTLOUT Output DC Voltage				1.9		V
		V <sub>CPG1</sub> ≤ 0.5V, V <sub>CPG2</sub> ≤ 0.5V	0.08	0.1	0.12	
Charge-Pump Output High		V <sub>CPG1</sub> ≤ 0.5V, V <sub>CPG2</sub> ≥ 2.4V	0.24	0.3	0.36	mA
Measured at FB		V <sub>CPG1</sub> ≥ 2.4V, V <sub>CPG2</sub> ≤ 0.5V	0.48	0.6	0.72	] '''^
		V <sub>CPG1</sub> ≥ 2.4V, V <sub>CPG2</sub> ≥ 2.4V	1.44	1.8	2.16	]

#### DC ELECTRICAL CHARACTERISTICS (continued)

 $(\text{V}_{\text{CC}} = +4.75 \text{V to } +5.25 \text{V}, \text{V}_{\text{FB}} = +2.4 \text{V}, \text{C}_{\text{IOUT}} = \text{C}_{\text{QOUT}} = 10 \text{pF}, \text{f}_{\text{FLCLK}} = 2 \text{MHz}, \text{RFIN}\_ = \text{unconnected}, \text{R}_{\text{IOUT}} = \text{R}_{\text{QOUT}} = 10 \text{k}\Omega, \text{V}_{\text{LOBUFSEL}} = +0.5 \text{V}, \text{V}_{\text{RFBAND}} = \text{V}_{\text{INSEL}} = \text{V}_{\text{CPG1}} = \text{V}_{\text{CPG2}} = +2.4 \text{V}, \text{V}_{\text{PLIN}} = \text{V}_{\text{MOD}} = +1.3 \text{V}, \text{V}_{\text{PLIN}} = \text{V}_{\text{MOD}} = +1.1 \text{V}, \text{T}_{\text{A}} = +25 ^{\circ}\text{C}, \text{unless otherwise noted}.$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		V <sub>CPG1</sub> ≤ 0.5V, V <sub>CPG2</sub> ≤ 0.5V	-0.12	-0.1	-0.08	
Charge-Pump Output Low		V <sub>CPG1</sub> ≤ 0.5V, V <sub>CPG2</sub> ≥ 2.4V	-0.36	-0.3	-0.24	mA
Measured at FB		V <sub>CPG1</sub> ≥ 2.4V, V <sub>CPG2</sub> ≤ 0.5V	-0.72	-0.6	-0.48	IIIA
		VCPG1 ≥ 2.4V, VCPG2 ≥ 2.4V	-2.16	-1.8	-1.44	
Charge-Pump Output Current Matching Positive to Negative		Measured at FB	-5		5	%
Charge-Pump Output Leakage		Measured at FB	-25		25	nA
Charge-Pump Output Current Drive (Note 1)		Measured at CP	100			μА
ANALOG CONTROL INPUTS (G	C1, GC2)					
Input Current	IGC_	V <sub>GC</sub> _ = 1V to 4V	-50		50	μΑ
BASEBAND OUTPUTS (IOUT+,	IOUT-, QOL	JT+, QOUT-)				
Differential Output Voltage Swing		$R_L = 2k\Omega$ differential	1			Vp-p
Common-Mode Output Voltage (Note 1)			0.65		0.85	V
Offset Voltage (Note 1)			-50		50	mV

#### **AC ELECTRICAL CHARACTERISTICS**

(IC driven single-ended with RFIN- AC-terminated in  $75\Omega$  to GND,  $V_{CC} = +4.75V$  to +5.25V,  $V_{IOUT} = V_{QOUT} = 0.59Vp-p$ ,  $C_{IOUT} = C_{QOUT} = 10pF$ ,  $f_{FCLK} = 500kHz$ ,  $R_{IOUT} = R_{QOUT} = 10k\Omega$ ,  $V_{LOBUFSEL} = 0.5V$ ,  $V_{RFBAND} = V_{INSEL} = V_{CPG1} = V_{CPG2} = +2.4V$ ,  $V_{PLLIN+} = V_{MOD+} = +1.3V$ ,  $V_{PLLIN-} = V_{MOD-} = +1.1V$ ,  $V_{PLLIN-} = V_{PLLIN-} = V_{PLLIN-}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
RFIN_ Input Frequency Range	fRFIN_		Inferred by quadrature gain and phase-error test		925		2175	MHz	
RFIN_ Input Power for 0.59Vp-p		Single		GC2 = +4V (min gain)	-25			- dBm	
Baseband Levels		carrier	VGC1 = V	GC2 = +1V (max gain)			-68		
		Poem -	05dPm	$f_{LO} = 2175MHz$		8.0			
		$\begin{array}{c} \text{PRFIN} = -25 \text{dBm} \\ \text{per tone} \end{array} \qquad \begin{array}{c} \text{f}_{\text{LO}} = 1550 \text{MHz} \\ \text{f}_{\text{LO}} = 950 \text{MHz} \end{array}$		$f_{LO} = 1550MHz$		10.7		- dBm	
RFIN_ Input Third-Order Intercept	ID0			$f_{LO} = 950MHz$		11.1			
Point (Note 3)	IP3 <sub>RFIN</sub> _	$ \begin{array}{c} \text{PRFIN}\_ = \text{-65dBm} \\ \text{per tone} \end{array} \begin{array}{c} \text{f}_{\text{LO}} = 2175 \text{MHz} \\ \text{f}_{\text{LO}} = 1550 \text{MHz} \\ \text{f}_{\text{LO}} = 950 \text{MHz} \end{array} $		$f_{LO} = 2175MHz$		-29			
				$f_{LO} = 1550MHz$		-26			
					-30				
RFIN_ Input Second-Order Intercept (Note 4)	IP2 <sub>RFIN</sub> _	PRFIN_ = -25dBm per tone, fLO = 951MHz			16.1		dBm		
Output-Referred 1dB Compression Point (Note 5)	P1 <sub>dBOUT</sub>	PRFIN_ = -40dBm, signals within filter bandwidth			2		dBV		
Noise Figure	NF &	NF frequency fre		P <sub>RFIN</sub> _ = -65dBm		10.6		dB	
				P <sub>RFIN</sub> _ = -25dBm		44.8		ub ub	

### **AC ELECTRICAL CHARACTERISTICS (continued)**

 $(R_{FIN}+\ IC\ driven\ single-ended\ with\ RFIN-\ AC-terminated\ in\ 75\Omega\ to\ GND,\ V_{CC}=+4.75V\ to\ +5.25V,\ V_{IOUT}=V_{QOUT}=0.59Vp-p,\ C_{IOUT}=C_{QOUT}=10pF,\ f_{FCLK}=500kHz,\ R_{IOUT}=R_{QOUT}=10k\Omega,\ V_{LOBUFSEL}=0.5V,\ V_{RFBAND}=V_{INSEL}=V_{CFG1}=V_{CFG2}=+2.4V,\ V_{PLLIN}=V_{MOD}=+1.3V,\ V_{PLLIN}=V_{MOD}=+1.1V,\ T_{A}=+25^{\circ}C,\ unless\ otherwise\ noted.$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Dev Datum Laga (Nata C)		$f_{RFIN}$ = 925MHz, $Z_{SOURCE}$ = 75 $\Omega$		+13		٩D
R <sub>FIN</sub> + Return Loss (Note 6)		$f_{RFIN}$ = 2175MHz, $Z_{SOURCE}$ = 75 $\Omega$		+14		- dB
LO 2nd Harmonic Rejection (Note 7)		Average level of VIOUT_, VQOUT_		45		dB
LO Half Harmonic Rejection (Note 8)		Average level of VIOUT_, VQOUT_		43		dB
LO Leakage Power (Notes 6, 9)		Measured at RFIN+		-66		dBm
RFOUT PORT (LOOPTHROUGH)						
		f = 925MHz		0.5		
RFIN+ to RFOUT Gain (Note 10)		f = 1550MHz		1.0		dB
		f = 2175MHz		2.0		
		f = 925MHz		9.5		
RFOUT Output Third-Order Intercept Point (Note 10)		f = 1550MHz		7.7		dBm
Tomt (Note 10)		f = 2175MHz		5.4		
RFOUT Noise Figure (Note 10)		f = 925MHz		12		
		f = 1550MHz		10.6		dB
		f = 2175MHz		10.8		
RFOUT Return Loss (Notes 6, 10)		925MHz < f < 2175MHz, $Z_{LOAD} = 75Ω$		12		dB
Output Real Impedance (Notes 1)		IOUT_, QOUT_			50	Ω
Baseband Highpass -3dB Frequency (Note 1)		C <sub>IDC</sub> _ = C <sub>QDC</sub> _ = 0.22µF			750	Hz
LPF -3dB Cutoff-Frequency Range (Note 1)		Controlled by FLCLK signal	8		33	MHz
Baseband Frequency Response (Note 1)		Deviation from ideal 7th order, Butterworth, up to 0.7 x fc	-0.5		0.5	dB
		fFLCLK = 0.5MHz, fC = 8MHz	-5.5		5.5	
LPF -3dB Cutoff-Frequency Accuracy (Note 1)		fFLCLK = 1.25MHz, fC = 19.3MHz	-10		10	%
Accuracy (Note 1)		fFLCLK = 2.0625MHz, fC = 31.4MHz	10		10	
Ratio of In-Filter-Band to Out-of-Filter-Band Noise		fin_BAND = 100Hz to 22.5MHz, fOUT_BAND = 67.5MHz to 112.5MHz		23		dB
Quadrature Gain Error		Includes effects from baseband filters, measured at 125kHz baseband			1.2	dB
Quadrature Phase Error		Includes effects from baseband filters, measured at 125kHz baseband			4	degrees

#### **AC ELECTRICAL CHARACTERISTICS (continued)**

(IC driven single-ended with RFIN- AC-terminated in  $75\Omega$  to GND,  $V_{CC}$  = +4.75V to +5.25V,  $V_{IOUT}$  =  $V_{QOUT}$  = 0.59Vp-p,  $C_{IOUT}$  =  $C_{QOUT}$  = 10pF,  $f_{FCLK}$  = 500kHz,  $R_{IOUT}$  =  $R_{QOUT}$  = 10k $\Omega$ ,  $V_{LOBUFSEL}$  = 0.5V,  $V_{RFBAND}$  =  $V_{INSEL}$  =  $V_{CC}$  = +2.4V,  $V_{PLLIN+}$  =  $V_{MOD+}$  = +1.3V,  $V_{PLLIN-}$  =  $V_{MOD-}$  = +1.1V,  $V_{PLLIN-}$  = +25°C, unless otherwise noted. Typical values are at  $V_{CC}$  = +5V.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYNTHESIZER						
XTLOUT Output Voltage Swing		Load = 10pF II 10k $\Omega$ , f <sub>XTLOUT</sub> = 4MHz	0.8	1	1.5	Vp-p
Crystal Frequency Range (Note 1)			4		7.26	MHz
MOD+, MOD- Setup Time (Note 1)	tsum	Figure 1	7			ns
MOD+, MOD- Hold Time (Note 1)	tHM	Figure 1	0			ns
LOCAL OSCILLATOR						•
LO Tuning Range (Note 11)			590		1180	MHz
LO Buffer Output Voltage (Note 1)		$V_{LOBUFSEL} \ge 2.4V$ , $f_{LO} = 925 \text{ MHz} + 2175 \text{MHz}$	70			mV <sub>RMS</sub>
		At 1kHz offset, f <sub>LO</sub> = 2175MHz		-60		
LO Phase Noise (Notes 6, 12)		At 10kHz offset, fLO = 2175MHz		-75		dBc/Hz
		At 100kHz offset, fLO = 2175MHz		-96		
RFIN+ to LO Input Isolation (Note 9)		f <sub>RFIN</sub> = 2175MHz		58		dB
		1				

- Note 1: Minimum and maximum values are guaranteed by design and characterization over supply voltage.
- **Note 2** Driving differential load of  $10k\Omega$  II 15pF.
- Note 3: Two signals are applied to RFIN\_ at (f<sub>LO</sub> 100MHz) and (f<sub>LO</sub> 199MHz). V<sub>GC2</sub> = 1V, V<sub>GC1</sub> is set so that the baseband outputs are at 590mVp-p. IM products are measured at baseband outputs but are referred to RF inputs.
- **Note 4:** Two signals are applied to RFIN\_ at 1200MHz and 2150MHz. V<sub>GC2</sub> = 1V, V<sub>GC1</sub> is set so that the baseband outputs are at 590mVp-p. IM products are measured at baseband outputs but are referred to RF inputs.
- **Note 5:** PRFIN = -40dBm so that front-end IM contributions are minimized.
- Note 6: Using L64733/L64734 demo board from LSI Logic.
- **Note 7:** Downconverted level, in dBc, of carrier present at  $f_{LO} \times 2$ ,  $f_{LO} = 1180$ MHz,  $f_{VCO} = 590$ MHz,  $V_{RFBAND} = unconnected$ .
- Note 8: Downconverted level, in dBc, of carrier present at f<sub>O</sub> / 2, f<sub>LO</sub> = 2175MHz, f<sub>VCO</sub> = 1087.5MHz, V<sub>RFBAND</sub> = 2.4V.
- Note 9: Leakage is dominated by board parasitics.
- **Note 10:**  $V_{CPG1} = V_{CPG2} = V_{RFBAND} = V_{INSEL} = 0.5V$ ,  $f_{FLCLK} = 0.5MHz$ .
- Note 11: Guaranteed by design and characterization over supply and temperature.
- Note 12: Measured at tuned frequency with PLL locked. PLL loop bandwidth = 3kHz. All phase noise measurements assume tank components have a Q > 50.

## Pin Description

PIN	NAME	FUNCTION
1, 6, 17, 27, 36, 41	Vcc	$V_{CC}$ Power-Supply Input. Connect each pin to a +5V ±5% low-noise supply. Bypass each $V_{CC}$ pin to the nearest GND with a ceramic chip capacitor.
2	CFLT	External Bypass for Internal Bias. Bypass this pin with a 0.22µF ceramic chip capacitor to GND.
3	XTL-	Inverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.
4	XTL+	Noninverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.
5, 9, 42	GND	Ground. Connect each of these pins to a solid ground plane. Use multiple vias to reduce inductance where possible.
7	RFIN-	RF Inverting Input. Bypass RFIN- with 47pF capacitor in series with a 75 $\Omega$ resistor to GND.
8	RFIN+	RF Noninverting Input. Connect to 75 $\Omega$ source with a 47pF ceramic chip capacitor.
10	QDC-	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC- to QDC+ (pin 11).
11	QDC+	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC+ to QDC- (pin 10).
12	IDC-	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC- to IDC+ (pin 13).
13	IDC+	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC+ to IDC- (pin 12).
14	LOBUFSEL	Local Oscillator Buffer Select. Connect to GND to select DIV32/33 prescaler output; connect V <sub>CC</sub> to DIV1 to select DIV2 LO buffer output.
15	RFOUT	Buffered RF Output. Enabled when INSEL is low.
16	CPG1	Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See DC Electrical Characteristics for available gain settings.
18	XTLOUT	Buffered Crystal Oscillator Output
19	CPG2	Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See DC Electrical Characteristics for available gain settings.
20	GC1	Gain Control Input for RF Front End. High-impedance analog input, with an input range of +1V to +4V. See AC Electrical Characteristics for transfer function.
21	GC2	Gain Control Input for Baseband Signals. High-impedance analog input, with an input range of +1V to +4V. See AC Electrical Characteristics for transfer function.
22	INSEL	Loopthrough Mode Enable. High-impedance digital input. Drive low to enable the RFOUT buffer and disable the LO converters. Drive high for normal tuner operation.
23	FLCLK	Baseband Filter Cutoff Adjust. Connect to a slew-rate-limited clock source. See AC Electrical Characteristics for transfer function.
24	RFBAND	RF Input Band Select Input. Drive high to enable 1680MHz to 2175MHz band. Leave unconnected to enable 1180MHz to 1680MHz band. Connect to GND to enable 925MHz to 1180MHz band.
25	QOUT-	Baseband Quadrature Output. Connect to inverting input of high-speed ADC.
26	QOUT+	Baseband Quadrature Output. Connect to noninverting input of high-speed ADC.
28	IOUT-	Baseband In-Phase Output. Connect to inverting input of high-speed ADC.
29	IOUT+	Baseband In-Phase Output. Connect to noninverting input of high-speed ADC.
30	MOD+	PECL Modulus Control. A PECL high on MOD+ sets the dual-modulus prescaler to divide by 32. A PECL logic low sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with MOD- (pin 31).

## Pin Description (continued)

PIN	NAME	FUNCTION
31	MOD-	PECL Modulus Control. A PECL low on MOD- sets the dual-modulus prescaler to divide by 32. A PECL logic high sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with MOD+ (pin 30).
32	PLLIN+	PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN- (pin 33).
33	PLLIN-	PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN+ (pin 32).
34	LOBUF+/ PSOUT+	LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in conjunction with PSOUT Requires PECL-compatible termination. LOBUFSEL = $V_{CC}$ : 50 $\Omega$ LO buffer noninverting output.
35	LOBUF-/ PSOUT-	LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in conjunction with PSOUT+. Requires PECL-compatible termination. LOBUFSEL = $V_{CC}$ : $50\Omega$ LO buffer inverting output.
37	LODIVSEL	LO Buffer Divider Ratio Input. Drive high to enable divide-by-one LO buffer output. Connect to GND to enable divide-by-two buffer output.
38	TANK-	LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
39	VRLO	LO Internal Regulator. Bypass with a 1000pF ceramic chip capacitor to GND.
40	TANK+	LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
43	FB	Feedback Input for Loop Filter
44	CP	Voltage Drive Output. Control of external charge-pump transistor.





Figure 1. Modulus Control Timing Diagram

### **Functional Diagram**



#### **Package Information**

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

WHAT'S NEWPRODUCTS SOLUTIONS DESIGN APPNOTES SUPPORT BUY COMPANY MEMBERS

### **MAX2114**

### **Part Number Table**

#### Notes:

- 1. See the MAX2114 QuickView Data Sheet for further information on this product family or download the MAX2114 full data sheet (PDF, 120kB).
- 2. Other options and links for purchasing parts are listed at: <a href="http://www.maxim-ic.com/sales">http://www.maxim-ic.com/sales</a>.
- 3. <u>Didn't Find What You Need?</u> Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 4. Part number suffixes: T or T&R = tape and reel; += RoHS/lead-free; #= RoHS/lead-exempt. More: See <u>full</u> data sheet or Part Naming Conventions.
- 5. \* Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Part Number Free Buy Package: TYPE PINS SIZE Temp RoHS/Lead-Free?
Sample Direct DRAWING CODE/VAR \* Materials Analysis

MAX2114UGH-TD 0C to +85C RoHS/Lead-Free: No

MAX2114UGH-D QFN;44 pin;7x7x0.9mm 0C to +85C RoHS/Lead-Free: No Dwg: 21-0092H (PDF) Materials Analysis

Use pkgcode/variation: G4477-1\*

Didn't Find What You Need?

## CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy