




# Advance Information

## Synchronous 4-Bit Up/Down Decade Counter (Asynchronous Master Reset)

**ELECTRICALLY TESTED PER:**  
MIL-M-38510/34404

The 54F192 is an up/down BCD decade (8241) counter. The 54F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.



**Military 54F192**



**AVAILABLE AS:**

- 1) JAN: \*
- 2) SMD: \*
- 3) 883C: \*

**X = CASE OUTLINE AS FOLLOWS:**  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

\*Call Factory for latest update

**PIN ASSIGNMENTS**

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
P1	1	1	2	VCC
Q0	2	2	3	OPEN
Q0	3	3	4	OPEN
CPD	4	4	5	VCC
CPU	5	5	7	VCC
Q2	6	6	8	OPEN
Q3	7	7	9	OPEN
GND	8	8	10	GND
P3	9	9	12	VCC
P2	10	10	13	VCC
PL	11	11	14	GND
TCU	12	12	15	OPEN
TCD	13	13	17	VCC
MR	14	14	18	GND
P0	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:**  
VCC = 5.0 V MIN/6.0 V MAX

**FUNCTION TABLE**

MR	PL	CPU	CPD	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Charge
L	H	H	H	Count Up
L	H	H	H	Count Down

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

FUNCTIONAL DESCRIPTION

The 'F192, '193 are asynchronously presettable counters. The 'F192 is a decade counter while the 'F193 is organized for 4-bit binary operation. They both contain four edge triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.




A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up ( $\overline{TCU}$ ) and Terminal Count Down ( $\overline{TC_D}$ ) outputs are normally HIGH. When the circuit

has reached the maximum count state; 9 ('F192) or 16 ('F193), the reset HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TCU}$  to go LOW.  $\overline{TCU}$  will stay LOW until  $\overline{CP_U}$  goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC_D}$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.


Both the 'F192 and the 'F193 have an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load ( $\overline{PL}$ ) and the Master Reset ( $\overline{MR}$ ) inputs are LOW, information present on the Parallel Data input ( $P_0$ - $P_3$ ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

TEST CIRCUIT AND WAVEFORMS



Parallel Loaded Voltage Waveforms

# 54F192




### NOTES:


1. Pulse generator has the following characteristics:  
 $t_p = t_f \leq 2.5$  ns, PRR  $\leq 1.0$  MHz,  $Z_{out} \approx 50 \Omega$ .
2. Terminal conditions (pins not designated may be high  $\geq 2.0$  V, low  $\leq 0.8$  V, or open).
3.  $C_L = 50$  pF  $\pm 10\%$ , including scope probe, wiring, and stray capacitance without package in test fixture.
4.  $R_L = 499 \Omega \pm 5.0\%$ .
5. Voltage measurements are to be made with respect to network terminal ground.

Clear Switching Voltage Waveform

### WAVEFORMS




Serial Loaded Voltage Waveforms



Switching Time Waveforms

### STATE DIAGRAM



COUNT UP ———→  
 COUNT DOWN - - - ->

54F192

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
VOH	Logical "1" Output Voltage	2.5		2.5		2.5		V	VCC = 4.5 V, IOH = -1.0 mA, VIH = 2.0 V, or 0 V, MR = 0 V or 0.8 V, PL = 0 V or 0.8 V, CPn = 2.0 V or 5.5 V.
VOL	Logical "0" Output Voltage		0.5		0.5		0.5	V	VCC = 4.5 V, IOL = 20 mA, VIL = 0.8 V or 0 V, MR = 0 V, PL = 0.8 V or 0 V, CPn = 5.5 V or 0.8 V.
VIC	Input Clamping Voltage		-1.2					V	VCC = 4.5 V, IIN = -18 mA, other inputs are open.
IiH	Logical "1" Input Current		20		20		20	µA	VCC = 5.5 V, VIH = 2.7 V, other inputs are open.
IiHH	Logical "1" Input Current		100		100		100	µA	VCC = 5.5 V, VIHH = 7.0 V, other inputs are open.
IiL	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	VCC = 5.5 V, VIN = 0.5 V, PL & MR = 0 V or (0.5 V), other inputs are open.
IiL(CPn)	Logical "0" Input Current	-0.75	-1.8	-0.75	-1.8	-0.75	-1.8	mA	VCC = 5.5 V, VIN(CPn) = 0.5 V, other CPn input = 5.5 V, other inputs are open.
Ios	Short Circuit Output Current	-60	-150	-60	-150	-60	-150	mA	VCC = 5.5 V, VIN = 5.5 V or 0 V, VOUT = 0 V, PL & MR = 0 V, CPn = 5.5 V or open.
Icc	Power Supply Current Off		55		55		55	mA	VCC = 5.5 V, VIN = 5.5 V (all inputs), PL & MR = 0 V.
VIH	Logical "1" Input Voltage	2.0		2.0		2.0		V	VCC = 4.5 V.
VIL	Logical "0" Input Voltage		0.8		0.8		0.8	V	VCC = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with VCC = 4.5 V (Repeat at) VCC = 5.5 V, VINL = 0.5 V, and VINH = 2.5 V.

## 54F192

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub>	Propagation Delay /Data-Output CP <sub>n</sub> to Q <sub>n</sub>	5.5	12.5	5.5	12.5	5.5	12.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH1</sub>	Propagation Delay /Data-Output CP <sub>n</sub> to Q <sub>n</sub>	4.0	8.5	4.0	8.5	4.0	8.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL2</sub>	Propagation Delay /Data-Output CP <sub>U</sub> to TC <sub>U</sub>	3.5	8.0	3.5	8.0	3.5	8.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH2</sub>	Propagation Delay /Data-Output CP <sub>U</sub> to TC <sub>U</sub>	4.0	9.0	4.0	9.0	4.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL3</sub>	Propagation Delay /Data-Output PL to Q <sub>n</sub>	5.0	13	5.0	13	5.0	13	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH3</sub>	Propagation Delay /Data-Output PL to Q <sub>n</sub>	5.0	11	5.0	11	5.0	11	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL4</sub>	Propagation Delay /Data-Output CP <sub>D</sub> to TC <sub>D</sub>	3.5	8.0	3.5	8.0	3.5	8.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH4</sub>	Propagation Delay /Data-Output CP <sub>D</sub> to TC <sub>D</sub>	4.0	9.0	4.0	9.0	4.0	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL5</sub>	Propagation Delay /Data-Output F <sub>n</sub> to Q <sub>n</sub>	6.0	14.5	6.0	14.5	6.0	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH5</sub>	Propagation Delay /Data-Output F <sub>n</sub> to Q <sub>n</sub>	3.0	7.0	3.0	7.0	3.0	7.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL6</sub>	Propagation Delay /Data-Output MR to TC <sub>D</sub>	7.0	14.5	7.0	14.5	5.5	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH6</sub>	Propagation Delay /Data-Output MR to TC <sub>U</sub>	6.0	13.5	6.0	13.5	6.0	13.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL7</sub>	Propagation Delay /Data-Output PL to TC <sub>D</sub>	7.0	14.5	5.5	14.5	5.5	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH7</sub>	Propagation Delay /Data-Output PL to TC <sub>U</sub>	7.0	15.5	7.0	15.5	7.0	15.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.

## 54F192

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL8</sub>	Propagation Delay /Data-Output FL to TC <sub>D</sub>	7.0	14.5	4.0	14.5	4.0	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH8</sub>	Propagation Delay /Data-Output FL to TC <sub>D</sub>	7.0	15.5	4.0	15.5	4.0	15.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
f <sub>MAX</sub>	Maximum Clock Frequency	90		90		90		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL9</sub>	Propagation Delay /Data-Output P <sub>n</sub> to TC <sub>U</sub>	6.5	14	6.5	14	6.5	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH9</sub>	Propagation Delay /Data-Output P <sub>n</sub> to TC <sub>U</sub>	7.0	14.5	7.0	14.5	7.0	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL10</sub>	Propagation Delay /Data-Output P <sub>n</sub> to TC <sub>D</sub>	6.5	14	6.5	14	6.5	14	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PLH10</sub>	Propagation Delay /Data-Output P <sub>n</sub> to TC <sub>D</sub>	7.0	14.5	7.0	14.5	7.0	14.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.
t <sub>PHL11</sub>	Propagation Delay /Data-Output MR to Q <sub>n</sub>	6.5	14.5	14.5	7.0	14.5	7.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.