## 32-Bit Proprietary Microcontroller

**CMOS** 

## FR60 MB91350A Series

## MB91F353A/MB91353A/MB91352A/MB91351A/ MB91V350A

#### **■ DESCRIPTION**

The FR families are lines of standard single-chip microcontrollers each based on a 32-bit high-performance RISC CPU, incorporating a variety of I/O resources and bus control features for embedded control applications which require high CPU performance for high-speed processing.

This FR60 family is based on FR30 and FR40 families and enhanced is bus access. The FR60 family is a line of single-chip oriented microcontrollers incorporating a wealth of peripheral resources.

The FR60 family is optimized for embedded control applications requiring high processing power of the CPU, such as DVD player, navigation, high performance Fax machine, and printer controls.


#### **■ FEATURES**

#### 1. FR CPU

- 32-bit RISC, load/store architecture with a five-stage pipeline
- Maximum operating frequency: 50 MHz (using the PLL at an oscillation frequency of 12.5 MHz)
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications: Memory-to-memory transfer, bit manipulation, barrel shift etc.

(Continued)

#### **■ PACKAGE**



Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.



- Instructions adapted for high-level languages: Function entry/exit instructions, multiple-register load/store instructions
- · Register interlock functions: Facilitating coding in assemblers
- On-chip multiplier supported at the instruction level.

Signed 32-bit multiplication: 5 cycles Signed 16-bit multiplication: 3 cycles

- Interrupt (PC, PS save): 6 cycles, 16 priority levels
- · Harvard architecture allowing program access and data access to be executed simultaneously

#### 2. Bus interface

- Maximum operating frequency: 25 MHz
- Capable of up to 21-bit address full output (2 MB of space)
- 8,16-bit data output
- Built-in pre-fetch buffer
- Non-used data and address pin are usable as general I/O port.
- Capable of chip-select signal output for completely independent four areas settable in 64KB minimum
- Support for various memory interfaces:

SRAM, ROM, FLASH

page mode FLASH ROM, page mode ROM

- Basic bus cycle: 2 cycles
- Programmable automatic wait cycle generator capable of inserting wait cycles for each area
- RDY input for external wait cycles

#### 3. Mounted memory

D-bus memory	MB91V350A	MB91F353A	MB91353A	MB91352A	MB91351A
ROM	No	512 KB	512 KB	384 KB	384 KB
RAM (stack)	16 KB	16 KB	16 KB	8 KB	16 KB
RAM (Execute instruction)	16 KB	8 KB	8 KB	8 KB	8 KB

#### 4. DMAC (DMA Controller)

- Capable of simultaneous operation of up to 5 channels
- Two transfer sources (internal peripheral or software):

Activation sources are software-selectable (transfer can be activated by UARTO/1/2).

- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes (demand transfer, burst transfer, step transfer, block transfer)
- Selectable transfer data size: 8, 16, or 32-bit
- Multi-byte transfer enabled (by software)
- DMAC descriptor in IO areas (200<sub>H</sub> to 240<sub>H</sub>, 1000<sub>H</sub> to 1024<sub>H</sub>)

#### 5. Bit search module (for REALOS)

• Search for the position of the bit 1/0-changed first in 1 word from the MSB

#### 6. Various timers

• 4 channels of 16-bit reload timer (including 1 channel for REALOS):

Internal clock frequency selectable from among divisions by 2/8/32 (division by 64/128 selectable only for ch3)

• 16-bit free-running timer: 1 channel.

Output compare module: 2 channels.

Input capture : 4 channels.

• 16-bit PPG timer 3 channels

#### (Continued)

#### 7. UART

- UART Full duplex double buffer 4 channels
- Selectable parity On/Off
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable
- Internal timer for dedicated baud rate
- External clock can be used as transfer clock
- Assorted error detection functions (for parity, frame, and overrun errors)
- Support for 115 Kbps

#### 8. SIO

- 2 channels for 8-bit data serial transfer
- · Shift clock selectable from among internal three and external one
- Shift direction selectable (transfer from LSB or MSB) selectable

#### 9. Interrupt controller

• Total of 9 external interrupt lines

(1 nonmaskable interrupt pin and 8 normal interrupt pins available for WakeUp from STOP)

- · interrupt from internal peripheral
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt

#### 10. D/A converter

· 8-bit resolution, 2 channels

#### 11. A/D converter

- 10-bit resolution. 8 channels
- Casting time for serial/parallel conversion: 1.48 μs
- Conversion mode (single conversion mode, continuous conversion mode)
- Activation source (software, external trigger, peripheral interrupt)

#### 12. Other interval timer/counter

- 8-bit up/down counter
- 16-bit timer (U-timer), 4 channels
- · Watch dog timer

#### 13. I<sup>2</sup>C bus interface (400 kbps supported)

- 1 channel master/slave sending and receiving
- Arbitration and clock synchronization


#### 14. I/O port

- 3-V I/O ports (8 ports shared for external interrupts support 5-V input.)
- Max 84 ports

#### 15. Other features

- Internal oscillator circuit as clock source, allowing PLL multiplication to be selected
- Provided with INIT as a reset pin (The CPU operates without oscillation stabilization wait interval when the INIT pin is reset.)
- others, watch-dog timer reset, software reset enable
- Support for stop and sleep modes for low power consumption, capable of saving power during CPU operation at 32 kHz.
- Gear function
- · Built-in time base timer
- Package: LQFP-120 (lead pitch: 0.50 mm)
- CMOS technology(0.35 mm)
- Power supply voltage: 3.3 V ± 0.3 V

#### **■ PIN ASSIGNMENT**



### **■ PIN DESCRIPTION**

Pin no.	Pin name	Circuit type	Description
1 to 8	D16 to D23	С	External data bus bit 16 to bit 23. Enabled in external bus mode.
1 10 8	P20 to P27	C	Available as a port in external bus 8-bit mode.
9 to 16	D24 to D31	С	External data bus bit 24 to bit 31. Enabled in external bus mode.
91010	P30 to P37	C	Usable as port at single chip mode
17, 20 to	A00 to A07	С	Bits 0 to 7 of external address bus. Enabled in external bus mode.
26	P40 to P47	C	Usable as port at single chip mode
27 to 34	A08 to A15	С	Bits 8 to 15 of external address bus. Enabled in external bus mode.
27 10 34	P50 to P57	C	Usable as port at single chip mode
	A16 to A20		Bits 16 to 20 of external address bus. Enabled in external bus mode.
35 to 39	P60 to P64	С	Available as a port either in single chip mode or with no external address bus in use.
106, 105	DA0, DA1	_	D/A converter output pin
113 to 120	AN0 to AN7	G	Analog input pin.
97	PO0	D	General purpose input/output port. This function is enabled when the timer output function is disabled.
	OC0		Output compare pin.
98	PO2	D	General purpose I/O. This function is available as a port when the output compare output is not in use.
	OC2		Output compare pin.
70	PN0	D	General purpose I/O. This function is available as a port when the output compare output is not in use.
	PPG0		PPG timer output pin
71	PN2	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.
	PPG2		PPG timer output pin
72	PN4	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.
	PPG4		PPG timer output pin
	SI6		Data input for serial I/O6. Since this input is used as required when serial I/O6 is in input operation, the port output must remain off unless intentionally turned on.
73	AIN0	D	8-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	TRG0		External trigger input for PPG timer0. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM0		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.

Pin no.	Pin name	Circuit type	Description
	SO6		Data output for serial I/O6. This function is enabled when the serial I/O6 data output is enabled.
74	BIN0	D	8-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
74	TRG1		External trigger input for PPG timer 1. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM1		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.
	SCK6		Clock innput/output for serial I/O6. This function is enabled either when serial I/O6 clock output is enabled or in external shift clock input mode.
75	ZIN0	D	8-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
73	TRG2		External trigger input for PPG timer 2. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM2		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.
	SI7	D	Data input for serial I/O7. Since this input is used as required when serial I/O7 is in input operation, the port output must remain off unless intentionally turned on.
78	TRG3		External trigger input for PPG timer 3. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM3		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.
	SO7		Data output for serial I/O7. This function is enabled when the serial I/O7 data output is enabled.
79	TRG4	D	External trigger input for PPG timer 4. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM4		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.
80	SCK7	D	Clock innput/output for serial I/O7. This function is enabled either when serial I/O7 clock output is enabled or in external shift clock input mode.
- 00	PM5		General purpose I/O. This function is available a port when the serial I/O, 8-bit up/down counter, and PPG timer outputs are not in use.
42	SDA	F	Clock input/output pin for I <sup>2</sup> C bus. This function is enabled when the I <sup>2</sup> C system is enabled for operation in standard mode. The port output must remain off unless intentionally turned on. (Open drain input)
	PL0		General purpose input/output port. This function is available as a port when the I <sup>2</sup> C system is disabled for operation. (Open drain input)

Pin no.	Pin name	Circuit type	Description
41	SCL F	F	Clock input/output pin for I <sup>2</sup> C bus. This function is enabled when the I <sup>2</sup> C system is enabled for operation in standard mode. The port output must remain off unless intentionally turned on. (Open drain input)
			General purpose input/output port. This function is available as a port when the I <sup>2</sup> C system is disabled for operation. (Open drain input)
81 to 86	INT0 to INT5	E	External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.
	PK0 to PK5		General purpose input/output port.
	INT6		External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.
87	FRCK	E	External clock input pin for freerun timer. Since this input is used as required when selected as the external clock input for the free running timer, the port output must remain off unless intentionally turned on.
	PK6		General purpose input/output port.
	88 E ATG		External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.
88		E	External trigger input for A/D converter. Since this input is used as required when selected as an A/D activation source, the port output must remain off unless intentionally turned on.
	PK7		General purpose input/output port.
89	SI0	D	UART0 data input. Since this input is used as required when UART0 is in input operation, the port output must remain off unless intentionally turned on.
	PI0		General purpose input/output port.
00	SO0	2	UART0 data output. This function is enabled when the UART0 data output is enabled.
90	PI1	D	General purpose input/output port. This function is enabled when the data output function of UART0 is disabled.
91	SCK0	D	UART0 clock input/output pin. This function is enabled either when UART0 clock output is enabled or in external clock input mode.
91	PI2	D	General purpose input/output port. This function is enabled when UARTO does not use external clock input with its clock output function disabled.
92	SI1	D	UART1 data input. Since this input is used as required when UART0 is in input operation, the port output must remain off unless intentionally turned on.
	PI3		General purpose input/output port.
93	SO1	<b>D</b>	UART1 data output. This function is enabled when the UART1 data output is enabled.
33	PI4 D	General purpose input/output port. This function is enabled when the data output function of UART1 is disabled.	

Pin no.	Pin name	Circuit type	Description	
94	SCK1	D	UART1 clock input/output pin. This function is enabled either when UART1 clock output is enabled or in external clock input mode.	
94	PI5		General purpose input/output port. This function is enabled when UART1 does not use external clock input with UART1 clock output function disabled.	
99	SI2	D	UART2 data input. Since this input is used as required when UART2 is in input operation, the port output must remain off unless intentionally turned on.	
	PH0		General purpose input/output port.	
100	SO2	D	UART2 data output. This function is enabled when the UART2 data output is enabled.	
100	PH1	D	General purpose input/output port. This function is enabled when the data output function of UART2 is disabled.	
101	SCK2	D	UART2 clock input/output pin. This function is enabled either when UART2 clock output is enabled or in external clock input mode.	
101	PH2		General purpose input/output port. This function is enabled when UART2 does not use external clock input with its clock output function disabled.	
102	SI3	D	UART3 data input. Since this input is used as required when UART3 is in input operation, the port output must remain off unless intentionally turned on.	
	PH3		General purpose input/output port.	
103	SO3	(	UART3 data output. This function is enabled when the UART3 data output is enabled.	
103	PH4	D	General purpose input/output port. This function is enabled when the data output function of UART3 is disabled.	
104	SCK3	D	UART0 clock input/output pin. This function is enabled either when UART3 clock output is enabled or in external clock input mode.	
104	PH5	D	General purpose input/output port. This function is enabled when UART3 does not use external clock input with its clock output function disabled.	
51	NMI	Н	NMI (Non Maskable Interrupt) input.	
61	X1A	В	Output clock cycle time. Sub clock	
60	X0A	В	Input clock cycle time. Sub clock	
52 to 54	MD2 to MD0	H, J	Mode Pins 2 to 0. The levels applied to these pins set the basic operating mode. Connect Vcc or Vss.  Input circuit configuration: The production model (masked-ROM model) is type "H".  The FLASHROM model is type "J".	
58	X0	А	Input clock cycle time. Main clock	
57	X1	A Output clock cycle time. Main clock		
55	ĪNIT	I	External reset input	
66	CS0	C	Chip select 0 output. Enable at external bus mode	
66	PA0	С	General purpose input/output port. This is enabled at single chip mode.	

Pin no.	Pin name	Circuit type	Description
67	CS1	С	Chip select 1 output. This function is enabled when the chip select 1 output is enabled.
07	PA1	)	General purpose input/output port. This function is enabled when the chip select 1 output is disabled.
68	CS2	С	Chip select 2 output. This function is enabled when the chip select 2 output is enabled.
00	PA2	O	General purpose input/output port. This function is enabled when the chip select 2 output is disabled.
69	CS3	С	Chip select 3 output. This function is enabled when the chip select 3 output is enabled.
09	PA3	C	General purpose input/output port. This function is enabled when the chip select 3 output is disabled.
	RDY		External ready input. The pin has this function when external ready input is enabled.
45	IN0	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.
	P80	General purpose input/output port. This function is enabled when external ready signal input is disabled.	
	BGRNT		Acknowledge output for external bus release. Outputs "L" when the external bus is released. The pin has this function when output is enabled.
46	IN1	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.
	P81		General purpose input/output port. This function is enabled when external bus release acknowledge output is disabled.
	BRQ		External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled.
47	IN2	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.
P82			General purpose input/output port. The pin has this function when the external bus release request input is disabled.
40	RD	_	External bus read strobe output. It is available in the external bus mode.
48	P83	D	General purpose input/output port. This is enabled at single chip mode.
40	WR0	-	External bus write strobe output. It is available in the external bus mode.
49	P84	D	General purpose input/output port. This is enabled at single chip mode.

#### (Continued)

Pin no.	Pin name	Circuit type	Description
	WR1		External bus write strobe output. This function is enabled when WR1 output is enabled in external bus mode.
50	IN3	D	(IN0)input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.
	P85		General purpose input/output port. The pin has this function when the external bus write-enable output is disabled.
62	SYSCLK	С	System clock output. The pin has this function when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)
	P90		General purpose input/output port. The pin has this function when system clock output is disabled.
63	P91	С	General purpose input/output port.
64	P93	С	General purpose input/output port.
65	ĀS C		Address strobe output. This function is enabled when address strobe output is enabled.
03	P94	)	General purpose input/output port. This function is enabled when address load output is disabled.

#### [Power supply and GND pins]

Pin no.	Pin name	Description
18, 40, 43, 59, 76, 96, 112	Vss	GND pins. Apply equal potential to all of the pins.
19, 44, 56, 77, 95	Vcc	3.3 V power supply pin. Apply equal potential to all of the pins.
107	DAvs	GND pin for D/A converter
108	DAvc	Power supply pin for D/A converter
109	AVcc	Analog power supply pin for A/D converter
110	AVRH	Reference power supply pin for A/D converter
111	AVss/AVRL	Analog GND pin for A/D converter

### ■ I/O CIRCUIT TYPE

Туре	Circuit type	Remarks
А	X1  Clock input  Standby control	Oscillation feedback resistance: approx. 1 MΩ
В	X1A  X0A  Standby control	<ul> <li>Oscillation feedback resistance for low speed (subclock oscillation): approx. 7 MΩ</li> </ul>
С	Pull-up control  Digital output  Digital output  Digital input  Standby control	<ul> <li>CMOS level output</li> <li>CMOS level input</li> <li>With standby control</li> <li>With Pull-up control</li> <li>Pull-up resistance = approx. 50 kΩ (Typ)</li> </ul>
D	Pull-up control  Digital output  Digital output  Digital input  Standby control	<ul> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>With standby control</li> <li>With Pull-up control</li> <li>Pull-up resistance = approx. 50 kΩ (Typ)</li> </ul>

Туре	Circuit type	Remarks
E	Digital output  Digital output	<ul> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>With stand voltage of 5 V</li> </ul>
	Digital output  Digital input	I <sub>OL</sub> = 4 mA
	Digital output	<ul><li>Nch (Open drain input)</li><li>CMOS level hysteresis input</li></ul>
F	☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	With standby control With stand voltage of 5 V  IoL = 15 mA
G	Analog input	Analog input     With switch
н	Digital input	CMOS level hysteresis input
I	Digital input	• CMOS level hysteresis input  With pull-up resistor  Pull-up resistance = approx. 50 kΩ  (Typ)

Туре	Circuit type	Remarks
J	Control signal  Mode input  Diffused resistor	CMOS level input     FLASH product only

#### **■ HANDLING DEVICES**

#### Preventing Latchup

Latch-up may occur in a CMOS IC if a voltage greater than Vcc or less than Vss is applied to an input or output pin or if an above-rating voltage is applied between Vcc and Vss. A latchup,if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, don't exceed the absolute maximum rating.

#### · Treatment of Unused Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by using a pull-up or pull-down resistor.

#### About Power Supply Pins

In products with multiple Vcc and Vss pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu$ F between  $V_{\text{CC}}$  and  $V_{\text{SS}}$  near this device.

#### About Crystal Oscillator Circuit


Noise near the X0, X1, X0A and X1A pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, X0A, X1A, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0, X1, X0A and X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

#### Notes on Using External Clock

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode(oscillator stop mode) must not be used. (This is because the X1 pin stops at High level output in STOP mode.)

#### Using an external clock (normal)



#### • Clock Control Block

Take the oscillation stabilization wait time during Low level input to the INIT pin.

#### Notes and Not Using the 32 K Clock

When no oscillator is connected to the X0A and X1A pins, pull down the X0A pin and open the X1A pin.

. Treatment of NC and OPEN Pins

Pins marked as NC and OPEN must be left open-circuit.

About Mode Pins (MD0 to MD2)

These pins should be connected directly to Vcc or Vss.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and Vcc or Vss is short as possible and the connection impedance is low.

· Operation at Start-up

The INIT pin must be at Low level when the power supply is turned on.

Immediately after the power supply is turned on, hold the Low level input to the INIT pin for the settling time required for the oscillator circuit to take the oscillation stabilization wait time for the oscillator circuit. (For INIT via the INIT pin, the oscillation stabilization wait time setting is initialized to the minimum value.)

About Oscillation Input at Power On

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

· Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL's internal self-oscillating oscillator circuit. Performance of this operation, however, cannot be guaranteed.

· External Bus Setting

This model guarantees an external bus frequency of 25 MHz.

Setting the base clock frequency to 50 MHz with DIVR1 (external bus base clock division setting register) initialized sets the external bus frequency also to 50 MHz. Before changing the base clock frequency, set the external bus frequency not exceeding 25 MHz.

MCLK and SYSCLK

MCLK and SYSCLK has a difference that MCLK stops in SLEEP/STOP mode but SYSCLK stops only in STOP mode. Use either depending on each application.

Upon initialization, MCLK becomes invalid (PORT) and SYSCLK becomes valid. To use MCLK, set the port function register (PFR) to select the use of that clock.

Pull-up Control

Connecting a pull-up resistor to the pin serving as an external bus pin cannot a guarantee the "**ELECTRICAL** CHARACTERISTICS 4. AC Characteristics (4) Normal Bus Access Read/Write Operation, (5) Multiplex Bus Access Read/Write operation and (7) Hold Timing".

Even the port for which a pull-up resistor has been set is invalid in stop mode with HIZ = 1 or in hardware standby mode.

Sub Clock Select

Immediately after switching from main clock mode to subclock mode for the clock source, insert at least one NOP instruction.

```
(Idi #0x0b, r0)
(Idi #_CLKR, r12)
stb r0, @r12  // sub-clock mode
nop  // Must insert NOP instruction
```

#### Bit Search Module

The BSD0, BSD1, and BDSC registers are accessed only in words.

#### • D-bus Memory

Do not allocate the code area in memory on the D-bus because no instruction fetch takes place to the D-bus. Executing an instruction fetch to the D-bus area causes wrong data to be interpreted as code, possibly letting the device to run out of control.

#### • Low Power Consumption Mode

To enter the sleep or stop mode, be sure to read the standby control register (STCR) immediately after writing to it. Precisely, use the following sequence.

Set the I flag, ILM, and ICR to, after returning from standby mode, branch to the interrupt handler having caused the device to return.

```
(ldi
      #value_of_standby, r0)
(ldi
      # STCR, r12)
stb
      r0, @r12
                    // set STOP/SLEEP bit
Idub @r12, r0
                     // Must read STCR
Idub @r12, r0
                     // after reading, go into standby mode
                     // Must insert NOP *5
nop
nop
nop
nop
nop
```

#### Switch Shared Port Function

To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR). Note, however, that bus pins are switched depending on external bus settings.

#### • Pre-fetch

When accessing a prefetch-enabled little endian area, be sure to use word access (in 32-bit, word length) only. Byte or halfword access results in wrong data read.

#### • I/O Port Access

Ports are accessed only in bytes.

#### • Built-in RAM

Immediately after a reset is canceled, the internal RAM allocation restricting function is still working, allowing only 4 KB to be used for data and for program execution irrespective of the on-chip RAM capacity. To kill the restricting function, update the setting.

When the above setting is updated, the instruction must be followed by at least one NOP instruction.

#### FLASH MEMORY

In programming mode, flash memory cannot be used as an interrupt vector table. A reset is possible.

Notes on the PS Register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- 1. The following operations are performed when the instruction followed by a DIVOU/DIVOS instruction results in: (a) acceptance of a user interrupt or NMI, (b) single-stepping, or (c) a break at a data event or emulator menu.
  - The D0 and D1 flags are updated in advance.
  - An EIT handling routine (user interrupt, NMI, or emulator) is executed.
  - Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as in (1).
- 2. The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed.
  - The PS register is updated in advance.
  - An EIT handling routine (user interrupt, NMI, or emulator) is executed.
  - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1).

#### [Note on Debugger]

• Step Execution of RETI Command

If an interrupt occurs frequently during single-stepping, the corresponding interrupt handling routine is executed repeatedly. This will prevent the main routine and low-interrupt-level programs from being executed.

(Whenever RETI is single-stepped when interrupts by the timebase timer have been enabled, for example, the timebase timer routine causes a break at the beginning.)

Disable the corresponding interrupt when the corresponding interrupt handling routine no longer needs debugging.

#### Break Function

If the address at which to cause a hardware break (including a event break) is set to the address currently contained in the system stack pointer or in the area containing the stack pointer, the user program causes a break after execution of one instruction.

To prevent this, do not set (word) access to the area containing the address in the system stack pointer as the target of a hardware break (including an event break).

#### Internal ROM area


Do not set an area of internal ROM as a DMAC transfer destination.

Simultaneous Occurrences of a Software Break (INTE instruction) and a User Interrupt/NMI

When a software break and a user interrupt/NMI occur simultaneously, the emulator debugger may react as follows.

- The debugger stops pointing to a location other than the programmed breakpoints.
- The halted program is not re-executed correctly.
   If this symptom occurs, use a hardware break in place of a hardware break. When using a monitor debugger, do not set a break at the relevant location.
- A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data
  event break to access to the area containing the address of a system stack pointer.

#### **■ BLOCK DIAGRAM**



#### **■ CPU AND CONTROL UNIT**

#### Internal architecture

The FR family CPU is a high performance core based on a RISC architecture while incorporating advanced instructions for embedded controller applications.

#### 1. Features

- RISC architecture employed. Basic instructions: Executed at 1 instruction per cycle
- General-purpose registers: 32-bit  $\times$  16 registers
- 4GB linear memory space
- Multiplier integrated.

32-bit × 32-bit multiplication: 5 cycles.

16-bit × 16-bit multiplication: 3 cycles

· Enhanced interrupt servicing.

Fast response speed (6 cycles).

Multiple interrupts supported.

Level masking (16 levels)

• Enhanced I/O manipulation instructions.


Memory-to-memory transfer instructions

Bit manipulation instructions

- High code efficiency. Basic instruction word length: 16-bit
- Low-power consumption.
   Sleep mode and stop mode
- Gear function


#### 2. Internal architecture

The FR-family CPU has a Harvard architecture in which the instruction and data buses are separated. The 32-bit ←→16-bit bus converter is connected to a 32-bit bus (F-bus), providing an interface between the CPU and peripheral resources. The Harvard←→Princeton bus converter is connected to both of the I-bus and D-bus, providing an interface between the CPU and the bus controller.




### 3. Programming model

• Basic programming model



#### 4. Register

General purpose registers



Registers R0 to R15 are general-purpose registers. The registers are used as the accumulator and memory access pointers for CPU operations.

Of these 16 registers, the registers listed below are intended for special applications, for which some instructions are enhanced.

R13: Virtual accumulator

R14: Frame pointer


R15: Stack pointer

The initial values of R0 to R14 after a reset are indeterminate. R15 is initialized to 00000000H (SSP value).


#### PS (Program Status)

This register holds the program status and is divided into the ILM, SCR, and CCR.

The undefined bits in the following illustration are all reserved bits. Reading these bits always returns "0". Writing to them has no effect.



#### • CCR (Condition Code Register)



S: Stack flag. Cleared to "0" by a reset.

I : Interrupt enable flag. Cleared to "0" by a reset.


N : Negative flag. The initial value after a reset is indeterminate.

Z : Zero flag. The initial value after a reset is indeterminate.

V : Overflow flag. The initial value after a reset is indeterminate.

C : Carry flag. The initial value after a reset is indeterminate.

#### • SCR (System Condition code Register)



#### Fflag for step dividing


Stores intermediate data for stepwise multiplication operations.

#### Step trace trap flag

A flag specifying whether the step trace trap function is enabled or not.


Emulator use step trace trap function. The function cannot be used by the user program when using the emulator.

#### • ILM



This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Initialized to "15" (01111<sub>B</sub>) by a reset.


#### • PC (Program Counter)



The program counter contains the address of the instruction currently being executed.

The initial value after a reset is indeterminate.


#### • TBR (Table Base Register)



The table base register contains the start address of the vector table used for servicing EIT events.

The initial value after a reset is 000FFC00H.


• RP	(Return	Pointer)
------	---------	----------



The return pointer contains the address to which to return from a subroutine. When the CALL instruction is executed, the value in the PC is transferred to the RP. When the RET instruction is executed, the value in the RP is transferred to the PC.

The initial value after a reset is indeterminate.

#### • SSP (System Stack Pointer)




The SSP is the system stack pointer and functions as R15 when the S flag is "0".

The SSP can be explicitly specified.

The SSP is also used as the stack pointer that specifies the stack for saving the PS and PC when an EIT event occurs.

The initial value after a reset is 00000000H.

#### • USP (User Stack Pointer)




The USP is the user stack pointer and functions as R15 when the S flag is "1".

The USP can be explicitly specified.

The initial value after a reset is indeterminate.

This pointer cannot be used by the RETI instruction.

#### Multiply & Divide register



These registers hold the results of a multiplication or division. Each of them is 32-bit long.

The initial value after a reset is indeterminate.

#### **■ MODE SETTINGS**

The FR family uses mode pins (MD2 to MD0) and a mode register (MODR) to set the operation mode.

#### 1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

M	Mode Pins		Mode name	Reset vector access	Remarks
MD2	MD1	MD0	Wiode name	area	Remarks
0	0	0	internal ROM mode vector	Internal	
0	0	1	external ROM mode vector	External	The bus width is specified by the mode register.


Values other than those listed in the table are prohibited.

#### 2. Mode Register (MODR)

The data written to the mode register at 000F FFF8<sub>H</sub> using mode vector fetch is called mode data. After an operation mode has been set in the mode register (MODR), the device operates in the operation mode. The mode register is set by any reset source. User programs cannot write data to the mode register.

Note: Conventionally the FR family has nothing at addresses (0000 07FFH) in the mode register.

#### [Register description]



#### [bit7-bit3] Reserved bit

Be sure to set this bit to "00000". Operation is not guaranteed when any value other than "00000" is set.

#### [bit2] ROMA (internal ROM enable bit)

The ROMA bit is used to set whether to enable the internal F-bus RAM and F-bus ROM areas.

RO	AMC	Function	Remarks
(	0	External ROM mode	Internal F-bus RAM is valid; the area (8 0000 <sub>H</sub> to 10 0000 <sub>H</sub> ) of internal ROM is used as an external area.
	1 1	Internal ROM mode	Internal F-bus RAM and F-bus ROM become valid.

#### [bit1, bit0] WTH1, WTH0 (Bus width setting bits)

Used to set the bus width to be used in external bus mode.

When the operation mode is the external bus mode, this value is set in bits BW1 and BW0 in AMD0 (CS0 area).

WTH1	WTH0	function	Remarks	
0	0	8-bit bus width	external bus mode	
0	1	16-bit bus width	external bus mode	
1	0	_	Setting disabled	
1	1	single chip mode	single chip mode	

#### **■ MEMORY SPACE**

#### 1. Memory space

The FR family has 4 GB of logical address space (232 addresses) available to the CPU by linear access.

#### Direct Addressing Areas

The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the length of the data being accessed as shown below.

 $\rightarrow$  Byte data access : 000 $_{\rm H}$  to 0FF $_{\rm H}$  → Half word data access : 000 $_{\rm H}$  to 1FF $_{\rm H}$  → Word data access : 000 $_{\rm H}$  to 3FF $_{\rm H}$ 

#### 2. Memory Map

#### Memory Map of MB91F353A/MB91353A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000н	I/O	I/O	I/O	Direct addressing area
	I/O	I/O	I/O	Refer to I/O Ma
0001 0000н 0003 E000н	Access disallowed	Access disallowed	Access disallowed	
	Built-in RAM 8 KB (Execute instruction)	Built-in RAM 8 KB (Execute instruction)	Built-in RAM 8 KB (Execute instruction)	
0004 0000н	Built-in RAM 16 KB (Stack)	Built-in RAM16 KB (Stack)	Built-in RAM 16 KB (Stack)	
0004 4000н	Access	Access disallowed	Access disallowed	
0005 0000н 0008 0000н	disallowed	External area		
0000 0000н	Built-in ROM 512 KB	Built-in ROM 512 KB	External area	
0010 0000н	Access disallowed	External area		

- Each mode is set depending on the mode vector fetch after INIT is negated.
- The available area of internal RAM is restricted immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least one NOP instruction.
- The MB91V350A uses the area of 512 KB of internal ROM as emulation RAM in the MB91F353A/MB91353A memory map. The internal RAM (Instruction) has been expanded from 8 KB to 16 KB.

#### Memory Map of MB91352A

0000 0000н 0000 0400н 0001 0000н	1/0	I/O	I/O	Direct
0001 0000н	I/O			addressing area
		I/O	I/O	Refer to I/O Ma
0002 5000	Access disallowed	Access disallowed	Access disallowed	
(Exe	ilt-in RAM 8 KB ecute instruction)	Built-in RAM 8 KB (Execute instruction)	Built-in RAM 8 KB (Execute instruction)	
0004 0000н Ви 0004 2000н	ilt-in RAM 8 KB (Stack)	Built-in RAM 8 KB (Stack)	Built-in RAM 8 KB (Stack)	
2005 2000	Access disallowed	Access disallowed	Access disallowed	
000А 0000н		External area		
E	Built-in ROM 384 KB	Built-in ROM 384 KB	External area	
0010 0000н	Access disallowed	External area		

- Each mode is set depending on the mode vector fetch after  $\overline{\mathsf{INIT}}$  is negated.
- The available area of internal RAM is restricted immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least one NOP instruction.

#### Memory Map of MB91351A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000н	I/O	I/O	I/O	Direct addressing area
0000 0400н	I/O	I/O	I/O	Refer to I/O Map
0001 0000н	Access disallowed	Access disallowed	Access disallowed	
0003 Е000н	Built-in RAM 8 KB (Execute instruction)	Built-in RAM 8 KB (Execute instruction)	Built-in RAM 8 KB (Execute instruction)	
0004 0000н	Built-in RAM 16 KB (Stack)	Built-in RAM 16 KB (Stack)	Built-in RAM 16 KB (Stack)	
0004 4000н	Access	Access disallowed	Access disallowed	
000А 0000н	- uisanowed	External area		
	Built-in ROM 384 KB	Built-in ROM 384 KB	External area	
0010 0000н	Access disallowed	External area		

- Each mode is set depending on the mode vector fetch after INIT is negated.
- The available area of internal RAM is restricted immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least one NOP instruction.

#### 3. I/O Map

This shows the location of the various peripheral resource registers in the memory space.

#### [How to read the table]

Address		Reg	ister		Block diagram
Address	+ 0	+ 1	+ 2	+ 3	BIOCK diagram
000000н	PDR0 [R/W] B	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port Data Register
		Initial value aft Register name address 4n + 2 Location of left	alf Word, W: Wo er a reset (First-column ro 2)	rd) egister at addres When using wor	ss 4n; second-column register at d access, the register

Note: Initial values of register bits are represented as follows:

"1" : Initial value is "1".
"0" : Initial Value is "0".
"X" : Initial value is "X".

"-" : No physical register at this location

A ddroop		Reg	ister		Block	
Address	+ 0	+1	+ 2	+ 3	diagram	
000000н	_	_	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX		
000004н	PDR4 [R/W] B XXXXXXXX	PDR5 [R/W] B XXXXXXXX	PDR6 [R/W] B XXXXXXXX	_	T-unit Port Data Register	
000008н	PDR8 [R/W] B XXXXXX	PDR9 [R/W] B XXXXX	PDRA [R/W] B XXXX	_		
00000Сн	_		=			
000010н	_	PDRH [R/W] B XXXXXX	PDRI [R/W] B XXXXXX	_		
000014н	PDRK [R/W] B XXXXXXXX	PDRL [R/W] B XX	PDRM [R/W] B XXXXXX	PDRN [R/W] B XXXXXX	R-bus Port Data	
000018н	PDRO [R/W] B XXXXXXXX	_	_	_	Register	
00001Сн						
000020н	_	_	_	_	Reserved	
000024н		_	_	_	Reserved	

A -1 -1		Register			Block
Address	+ 0	+1	+ 2	+ 3	diagram
000028н	SMCS6 [I 00000010		SES6 [R/W] B 00	SDR6 [R/W] B XXXXXXXX	SIO 6
00002Сн	SMCS7 [i 00000010	R/W] B, H 00	SES7 [R/W] B 00	SDR7 [R/W] B XXXXXXXX	SIO 7
000030н	_	_	_	_	Reserved
000034н	CDCR6 [R/W] B 0 1111	*1	CDCR7 [R/W] B 0 1111	*1	SIO Prescaler 6, 7
000038н			SRCL6 [W] B	SRCL7 [W] B	SIO 6, SIO7
00003Сн	_	_	_	_	Reserved
000040н	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000		W] B, H, W 00000000	Ext int (INT0 to INT7)
000044н	DICR [R/W] B, H, W	HRCL [R/W] B, H, W 0 11111	_	_	DLYI/I-unit
000048н	TMRLR   XXXXXXXX		TMR [F XXXXXXX	Reload Timer	
00004Сн	_	_	TMCSR [R/W] B, H, W 0000 00000000		0
000050н	TMRLR   XXXXXXXX		TMR [R] H, W XXXXXXXX XXXXXXX		Reload Timer
000054н	_	_	TMCSR [R/W] B, H, W 0000 00000000		1
000058н	TMRLR   XXXXXXXX		TMR [R] H, W XXXXXXXX XXXXXXX		Reload Timer
00005Сн	_	_	TMCSR [R/W] B, H, W 0000 00000000		2
000060н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W	UART0
000064н	UTIM [R] H (U 00000000		DRCL [W] B	UTIMC [R/W] B 0 00001	U-timer/ UART 0
000068н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W	UART1
00006Сн	UTIM [R] H (U 00000000	/	DRCL [W] B	UTIMC [R/W] B 0 00001	U-timer/ UART 1
000070н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W	UART2
000074н	UTIM [R] H (U 00000000	/	DRCL [W] B	UTIMC [R/W] B 0 00001	U-timer/ UART 2

A ddrooo		Reg	ister		Block	
Address	+ 0	+1	+ 2	+ 3	diagram	
000078н	ADCS2 [R/W] B, H, W X000XX00	ADCS1 [R/W] B, H, W 000X0000	ADCT [R XXXXXXXX_			
00007Сн	ADTH0 [R] B, H, W XXXXXXXX	ADTL0 [R] B, H, W 000000XX	ADTH1 [R] B, H, W XXXXXXXX	ADTL1 [R] B, H, W 000000XX	A/D converter: Successive approximation	
000080н	ADTH2 [R] B, H, W XXXXXXXX	ADTL2 [R] B, H, W 000000XX	ADTH3 [R] B, H, W XXXXXXXX	ADTL3 [R] B, H, W 000000XX		
000084н			DACR1 [R/W] B, H, W	DACR0 [R/W] B, H, W	D/A	
000088н	_	_	DADR1 [R/W] B, H, W XXXXXXXX	DADR0 [R/W] B, H, W XXXXXXXX	Converter	
00008Сн	_	_	_	_	Reserved	
000090н	_	_	_	*1	Reserved	
000094н	IBCR [R/W] B, H, W 00000000					
000098н	ITMK [R/V 00 11		ISMK [R/W] B, H, W 01111111	ISBA [R/W] B, H, W - 0000000	I <sup>2</sup> C interface	
00009Сн	_	IDAR [R/W] B, H, W 00000000	ICCR [R/W] B, H, W 0 - 011111	IDBL [R/W] B, H, W		
0000А0н	_	*1	_	*1	Danamad	
0000А4н	_	*1	*1	*1	Reserved	
0000А8н	TMRLR   XXXXXXXX		TMR [F XXXXXXXX		Reload	
0000АСн	_	_	TMCSR [R/W] B, H, W 0000 00000000		Timer 3	
0000В0н	_	RCR0 [W] B, H, W 00000000	_	UDCR0 [R] B, H, W 00000000	8-bit Up/ Down	
0000В4н	CCRH0 [R/W] B, H, W 00000000	CCRL0 [R/W] B, H, W 00001000	_	CSR0 [R/W] B, H, W 00000000	Counter0	
0000В8н	_	_	_	_	Reserved	
0000ВСн	_	_	_	_	Reserved	
0000С0н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W	UART3	
0000С4н	UTIM [R] H (I 00000000	/	_	UTIMC [R/W] B 0 00001	U-timer/ UART 3	
0000С8н	_	_	_	_	Reserved	
0000ССн	_	_	_	_	Reserved	
0000D0н	_	_	_	_	Reserved	
0000D4н	TCDT [R. 00000000		_	TCCS [R/W] B, H, W 00000000	16-bit Free run Timer	

Address	Register					
Address	+ 0	+1	+ 2	diagram		
0000D8н		I [R] H, W X XXXXXXXX		R] H, W XXXXXXXX		
0000DСн		B [R] H, W X XXXXXXXX	IPCP2 [R] H, W XXXXXXXX XXXXXXX		16-bit ICU	
0000Е0н	_	ICS23 [R/W] B, H, W 00000000	_	ICS01 [R/W] B, H, W 00000000		
0000Е4н	_	_		R/W] H, W XXXXXXXX	16-bit OCU	
0000Е8н	_	_		OCCP2 [R/W] H, W XXXXXXX XXXXXXX		
0000ЕСн		_	_	_	Decembed	
0000F0н	_	_	_	_	Reserved	
0000F4н			W] B, H, W 00001100	16-bit OCU		
0000F8н	_	_	_	_	Reserved	
0000FСн		_	_	_	Reserved	
000100н to 000114н	_	_	_	_	Reserved	
000118н	GCN10 [R/W] H 00110010_00010000		_	GCN20 [R/W] B 00000000	PPG Contro	
00011Сн	_		_	_	Reserved	
000120н	PTMR0 [R] H, W 11111111_1111111			[W] H, W _XXXXXXX	PPG0	
000124н		O [W] H, W X_XXXXXXX	PCNH0 [R/W] B, H, W 00000000	PCNL0 [R/W] B, H, W 00000000	PFGU	
000128н		_	_	_	Reserved	
00012Сн		_	_		rteserveu	
000130н		2 [R] H, W 1_11111111	PCSR2 [W] H, W XXXXXXXX_XXXXXXX		PPG2	
000134н		2 [W] H, W X_XXXXXXX	PCNH2 [R/W] B, H, W 00000000	PCNL2 [R/W] B, H, W 00000000	FFGZ	
000138н		_	_	_	Dagamyad	
00013Сн		_	_	_	Reserved	
000140н		4 [R] H, W 1_11111111	l	[W] H, W _XXXXXXX	DDC4	
000144н		4 [W] H, W X_XXXXXXX	PCNH4 [R/W] B, H, W 00000000	PCNL4 [R/W] B, H, W 00000000	PPG4	
000148н		_	_	<u>.</u>	Reserved	
00014Сн		_	_	_	Reserved	

+ 0	+1	_		
		+ 2	+ 3	diagram
		Reserved		
00	(X			
00	Х			
00	(X			
00	Х			
00	(X			
00			Х	DMAC
00	ΚX			
00				
00	ΚX	7		
00	X			
	_	_		
		Reserved		
0X.			XX	DMAC
	-	_		Reserved
FRLR [R/W] B, H, W	_	_	_	F-bus RAM capacity limit
,	-	_	1	Reserved
DRLR [R/W] B, H, W	_	_	_	D-bus RAM capacity limit
-	-	_	1	Reserved
	00 00 00 00 00 00 00 00 00 00 00 00 00	DMACB0 [F 00000000 000000000 XXX X  DMACA1 [R/ 00000000 000000000 XXX X  DMACB1 [F 00000000 00000000 X  DMACA2 [R/ 00000000 00000000 X  DMACB2 [F 00000000 00000000 X  DMACB3 [R/ 00000000 00000000 X  DMACB3 [F 00000000 0000000 X  DMACB4 [R/ 00000000 0000000 X  DMACB4 [R/ 00000000 0000000 X  DMACB4 [F 00000000 00000000 X  DMACB4 [F 00000000 0000000 X  DMACB4 [F 00000000 0000000 X  DMACB4 [F 000000000 000000 X  DMACB4 [F 000000000 000000 X  DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 000000 X   DMACB4 [F 000000000 00000 X   DMACB5 [F 000000000 000000 X   DMACB5 [F 000000000 00000 X    DMACB5 [F 000000000 00000 X    DMACB5 [F 000000000 00000 X    DMACB5 [F 000000000 00000 X    DMACB5 [F 000000000 00000 X    DMACB5 [F 00000000 0000 X    DMACB5 [F 000000000	DMACB0 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX  DMACA1 [R/W] B, H, W *2 00000000 00000000 XXXXXXXXX XXXXXXX  DMACB1 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX  DMACA2 [R/W] B, H, W *2 00000000 00000000 XXXXXXXX XXXXXXX  DMACB2 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX  DMACB3 [R/W] B, H, W *2 00000000 00000XXX XXXXXXXX XXXXXXX  DMACB3 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX  DMACB4 [R/W] B, H, W 00000000 0000XXX XXXXXXXX XXXXXXX  DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX  DMACB4 [R/W] B, H, W 00000000 XXXXXXXX XXXXXXXXX  DMACB4 [R/W] B, H, W 00000000 XXXXXXXXX XXXXXXXX   DMACB4 [R/W] B, H, W 00000000 XXXXXXXXX XXXXXXXXX   DMACB4 [R/W] B, H, W 00000000 XXXXXXXXX XXXXXXXXXXXXXXXXXX	00000000 0000XXXX XXXXXXXXXXXXXXXXXXXX

Address	Register				
	+ 0	+1	+ 2	+ 3	diagram
0003F0н	XX				
0003F4н	XX	Bit Search Module			
0003F8н	XX				
0003FСн	XX				
000400н	_	DDRH [R/W] B 000000	DDRI [R/W] B 000000	_	
000404н	DDRK [R/W] B 00000000	DDRL [R/W] B 00	DDRM [R/W] B 000000	DDRN [R/W] B 000000	R-bus Data Direction
000408н	DDRO [R/W] B 00000000	_	_	Register	
00040Сн		_	_		
000410н	_	PFRH [R/W] B 00-00-	PFRI [R/W] B 00 - 00 -	_	
000414н	_	PFRL [R/W] B 00	PFRM [R/W] B 00-00-	PFRN [R/W] B 000000	R-bus Port Function Register
000418н	PFRO [R/W] B 00000000	_	_	Rogistei	
00041Сн		_			Reserved
000420н	_	PCRH [R/W] B 000000	PCRI [R/W] B 000000	_	R-bus
000424н	_	_	PCRM [R/W] B 000000	PCRN [R/W] B 000000	Pull-up Control Register
000428н	PCRO [R/W] 00000000	_	_	_	
00042Сн to 00043Сн		Reserved			
000440н	ICR00 [R/W] B, H, W	ICR01 [R/W] B, H, W	ICR02 [R/W] B, H, W	ICR03 [R/W] B, H, W	
000444н	ICR04 [R/W] B, H, W	ICR05 [R/W] B, H, W	ICR06 [R/W] B, H, W	ICR07 [R/W] B, H, W	Interrupt Control unit
000448н	ICR08 [R/W] B, H, W	ICR09 [R/W] B, H, W	ICR10 [R/W] B, H, W	ICR11 [R/W] B, H, W 11111	
00044Сн	ICR12 [R/W] B, H, W	ICR13 [R/W] B, H, W	ICR14 [R/W] B, H, W	ICR15 [R/W] B, H, W	
000450н	ICR16 [R/W] B, H, W	ICR17 [R/W] B, H, W	ICR18 [R/W] B, H, W	ICR19 [R/W] B, H, W	
	1	1	1	ı	(Continued

A . I . I	Register						
Address	+ 0	+1	+ 2	+ 3	Block diagram		
000454н	ICR20 [R/W] B, H, W 11111	ICR21 [R/W] B, H, W 11111	ICR22 [R/W] B, H, W 11111	ICR23 [R/W] B, H, W 11111			
000458н	ICR24 [R/W] B, H, W 11111	ICR25 [R/W] B, H, W	ICR26 [R/W] B, H, W 11111	ICR27 [R/W] B, H, W 11111			
00045Сн	11111	11111	ICR30 [R/W] B, H, W	11111			
000460н	11111	11111	ICR34 [R/W] B, H, W	11111	Interrupt		
000464н	ICR36 [R/W] B, H, W	ICR37 [R/W] B, H, W	ICR38 [R/W] B, H, W	ICR39 [R/W] B, H, W	Control unit		
000468н	ICR40 [R/W] B, H, W 11111	ICR41 [R/W] B, H, W 11111	ICR42 [R/W] B, H, W 11111	ICR43 [R/W] B, H, W 11111			
00046Сн	ICR44 [R/W] B, H, W 11111	ICR45 [R/W] B, H, W 11111	ICR46 [R/W] B, H, W 11111	ICR47 [R/W] B, H, W 11111			
000470н to 00047Сн							
000480н	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXX	Clock		
000484н	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	Control unit		
000488н							
00048Сн	WPCR [R/W] B 00 000	_	_	_	Clock timer		
000490н	OSCR [R/W] B 000 XX0		_		Main oscillation stabilization timer		
000494н	RSTOP0 [W] B 00000000	RSTOP1 [W] B 00000000	RSTOP2 [W] B 00000000	RSTOP3 [W] B 000	Peripheral stop control		
000498н			_		Reserved		
00049Сн to 0005FСн	<u> </u>						
000600н	_	_	DDR2 [R/W] B 00000000	DDR3 [R/W] B 00000000			
000604н	DDR4 [R/W] B 00000000	DDR5 [R/W] B 00000000	DDR6 [R/W] B 00000000	_	T-unit Data		
000608н	DDR8 [R/W] B 000000	DDR9 [R/W] B 00000	DDRA [R/W] B 0000	_	Direction Register		
00060Сн	_		_				
000610н	<u> </u>	<u> </u>			T-unit Port		
000614н	_	_	PFR6 [R/W] B 11111111	_	Function Register (Continued)		

A -l -l		Reg	jister		Block
Address	+ 0	+1	+ 2	+ 3	diagram
000618н	PFR8 [R/W] B 10	PFR9 [R/W] B 010 - 1	PFRA [R/W] B 1111	_	T-unit Port Function
00061Сн	_	_	_	_	Register
000620н	_	_	PCR2 [R/W] B 00000000	PCR3 [R/W] B 00000000	
000624н	PCR4 [R/W] B 00000000	PCR5 [R/W] B 00000000	PCR6 [R/W] B 00000000	_	T-unit Pull-up Control
000628н	PCR8 [R/W] B 000000	PCR9 [R/W] B 00000000	PCRA [R/W] B 00000000	_	Register
00062Сн	_	_	_	_	
000630н to 00063Сн		-	_		Reserved
000640н	-	/W] H, W 00000000		W] B, H, W 00000000	
000644н		/W] H, W 00000000		N] B, H, W XXXXXXXX	
000648н		/W] H, W 00000000		N] B, H, W XXXXXXXX	
00064Сн		/W] H, W 00000000		N] B, H, W XXXXXXXX	
000650н	-	/W] H, W 00000000		N] B, H, W XXXXXXXX	
000654н		/W] H, W 00000000		N] B, H, W XXXXXXXX	
000658н	-	/W] H, W 00000000		NJ B, H, W XXXXXXXX	T-unit
00065Сн	-	/W] H, W 00000000	_	N] B, H, W XXXXXXXX	
000660н		W] B, H, W 11111111		W] B, H, W XXXXXXXX	
000664н		W] B, H, W XXXXXXXX		W] B, H, W XXXXXXXX	
000668н	-	W] B, H, W XXXXXXXX	_	W] B, H, W XXXXXXXX	
00066Сн	-	W] B, H, W XXXXXXXX	_	W] B, H, W XXXXXXXX	
000670н		-	<u> </u>		1
000674н		-			

Address		Regi	ster		Block
Address	+ 0	+1	+ 2	+ 3	diagram
000678н	IOWR0 [R/W] B, H, W XXXXXXXX	IOWR1 [R/W] B, H, W XXXXXXXX	IOWR2 [R/W] B, H, W XXXXXXXX	_	
00067Сн			-		T-unit
000680н	CSER [R/W] B, H, W 000000001	_	_	TCR [W] B, H, W 0000XXXX	
000684н to 000AFСн			-		Reserved
000В00н	ESTS0 [R/W] X0000000	ESTS1 [R/W] XXXXXXXX	ESTS2 [R] 1XXXXXXX	_	
000В04н	ECTL0 [R/W] 0X000000	ECTL1 [R/W] 00000000	ECTL2 [W] 000X0000	ECTL3 [R/W] 00X00X11	
000В08н	ECNT0 [W] XXXXXXXX	ECNT1 [W] XXXXXXXX	EUSA [W] XXX00000	EDTC [W] 0000XXXX	
000В0Сн		T [R] 00000000			
000В10н		RO [W] XXXXXXXX	EDTR1		1
000В14н to 000В1Сн		_	-		DSU
000В20н	XX	EIA0 XXXXXX XXXXXXXX	[W] XXXXXXXX XXXXXX	X	(Evaluation chip only)
000В24н	XX	EIA1 XXXXXX XXXXXXXX	[W] XXXXXXXX XXXXXXX	X	
000В28н	XX	EIA2 XXXXXX XXXXXXXX	[W] XXXXXXXX XXXXXX	X	1
000В2Сн	XX	EIA3	[W] XXXXXXXX XXXXXXX	X	
000В30н	XX	EIA4 XXXXXX XXXXXXXX	[W] XXXXXXXX XXXXXXX	X	
000В34н	XX	EIA5 XXXXXX XXXXXXXX	[W] XXXXXXXX XXXXXXX	X	
000В38н	XX	EIA6	[W] XXXXXXXX XXXXXXX	X	

A -1-1		Block			
Address	+ 0	+ 1	+ 2	+ 3	diagram
000В3Сн	XX>	XXXXXX XXXXXXX	A7 [W] X XXXXXXXX XXXXXX	xx	
000В40н	XXX		A [R/W] X XXXXXXXX XXXXXX	XX	
000В44н	XXX		M [R/W] X XXXXXXXX XXXXXX	XX	
000В48н	XXX		A0 [W] X XXXXXXXX XXXXXX	XX	
000В4Сн	XXX		A1 [W] X XXXXXXXX XXXXXX	XX	
000В50н	XXX		R [R/W] X XXXXXXXX XXXXXX	XX	
000В54н	XXX		R [R/W] X XXXXXXXX XXXXXX	xx	DSU (Evaluation chip only)
000В58н	XXX		M0 [W] X XXXXXXXX XXXXXX	xx	Omp omy)
000В5Сн	XXX		M1 [W] X XXXXXXXX XXXXXX	XX	
000В60н	XXX		EODM0 [W] X XXXXXXXX XXXXXX	XX	
000В64н	XXX		EODM1 [W] X XXXXXXXX XXXXXX	XX	
000В68н	XXX		D0 [W] X XXXXXXXX XXXXXX	xx	
000В6Сн	XXX		D1 [W] X XXXXXXXX XXXXXX	xx	
000В70н to 000ВFСн			_		Reserved
000С00н		Register acces	s disallowed TEST		Interrupt Control unit
000С04н to 000С14н		Register acces	s disallowed TEST		R-bus test
000С18н to 000FFСн			_		Reserved

A ddroco	Register			Block		
Address –	+ 0	+1	+ 2	+ 3	diagram	
001000н		XXXXXX_XXXXXXX DMADA(	D [R/W] W			
001008н		XXXXXX_XXXXXXX DMASA1 XXXXXX_XXXXXXXX	 I [R/W] W			
00100Сн			I [R/W] W			
001010н	XX	DMASA2 XXXXXX_XXXXXXX	P [R/W] W _XXXXXXXX_XXXX	XXX	DMAC	
001014н	XX	DMADA2 XXXXXX_XXXXXXX	2 [R/W] W _XXXXXXXX_XXXX	xxx	— DMAC	
001018н	XX	DMASA3 XXXXXXXXXXXXXXX	B [R/W] W _XXXXXXXX_XXXX	XXX		
00101Сн	XX	DMADA3	B [R/W] W _XXXXXXXX_XXXX	XXX		
001020н	XX	DMASA4 XXXXXX_XXXXXXX	I [R/W] W _XXXXXXXX_XXXX	XXX		
001024н	XX	DMADA4 XXXXXXXXXXXXX	4 [R/W] W _XXXXXXXX_XXXX	XXX		
001028н to 001FFCн		_	_		Reserved	
007000н	FLCR [R/W] 0110X000	_	_	_		
007004н	FLWC [R/W] 00010011	_	_	_	FLASH	
007008н	_	_	_	_	MEMORY	
00700Сн	_	_	_	_		
007010н	_	_	_	_		
007014н to 0070FFн		-	_		Reserved	

<sup>\*1 :</sup> Test register access barred.

<sup>\*2 :</sup> The lower 16-bit (DTC(15: 0)) of DMACA0 to DMACA4 cannot be accessed in byte.

<sup>\*3 :</sup> The built-in RAM should be use after the change of setting, because the built-in RAM limits the usable area after the reset release. If setting of the usable area is changed, put a NOP instruction or more to the end of command.

#### 4. Vector table

Interrupt source	Interrup	t number	Interrupt	Offset	TBR default	RN
interrupt source	10	16	level	Onset	address	IXIX
Reset	0	00	_	3FСн	000FFFCн	-
Mode vector	1	01	_	3F8н	000FFF8н	_
System reserved	2	02	_	3F4н	000FFFF4н	_
System reserved	3	03		3F0н	000FFFOн	_
System reserved	4	04	_	3ЕСн	000FFFECн	_
System reserved	5	05	_	3Е8н	000FFFE8н	_
System reserved	6	06	_	3Е4н	000FFFE4н	_
Coprocessor absent trap	7	07	_	3Е0н	000FFFE0н	1 —
Coprocessor error trap	8	08	_	3DCн	000FFFDCн	1 —
INTE instruction	9	09	_	3D8 <sub>H</sub>	000FFFD8н	1 —
Instruction break exception	10	0A	_	3D4н	000FFFD4н	1 —
Operand break trap	11	0B	_	3D0н	000FFFD0н	<b> </b>
Step trace trap	12	0C	_	3ССн	000FFFCCн	<b> </b>
NMI request (tool)	13	0D	_	3С8н	000FFFC8н	_
Undefined instruction exception	14	0E	_	3С4н	000FFFC4н	_
NMI request	15	0F	15 (Fн) fixed	3С0н	000FFFC0н	_
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	6
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	7
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	11
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	_
External interrupt 4	20	14	ICR04	3АСн	000FFFACн	_
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	_
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	_
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн	8
Reload timer 1	25	19	ICR09	398н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART (Reception completed)	27	1B	ICR11	390н	000FFF90н	0
UART (Reception completed)	28	1C	ICR12	38Сн	000FFF8Сн	1
UART (Reception completed)	29	1D	ICR13	388н	000FFF88н	2
UART0 (RX completed)	30	1E	ICR14	384н	000FFF84н	3
UART1 (RX completed)	31	1F	ICR15	380н	000FFF80н	4
UART2 (RX completed)	32	20	ICR16	37Сн	000FFF7Сн	5
DMAC0 (end, error)	33	21	ICR17	378н	000FFF78н	<u>† — </u>
DMAC1 (end, error)	34	22	ICR18	374н	000FFF74н	<u> </u>

Internation of the second	Interrup	t number	Interrupt	0111	TBR default	
Interrupt source	10	16	level	Offset	address	RN
DMAC2 (end, error)	35	23	ICR19	370н	000FFF70н	_
DMAC3 (end, error)	36	24	ICR20	36Сн	000FFF6Сн	<b>—</b>
DMAC4 (end, error)	37	25	ICR21	368н	000FFF68н	_
A/D	38	26	ICR22	364н	000FFF64н	15
I <sup>2</sup> C	39	27	ICR23	360н	000FFF60н	
System reserved	40	28	ICR24	35Сн	000FFF5Сн	_
System reserved	41	29	ICR25	358н	000FFF58н	12
SIO 6	42	2A	ICR26	354н	000FFF54н	13
SIO 7	43	2B	ICR27	350н	000FFF50н	14
UART 3(Reception completed)	44	2C	ICR28	34Сн	000FFF4Сн	_
UART 0 (RX completed)	45	2D	ICR29	348н	000FFF48н	_
Reload timer 3/main oscillation stabilization wait timer	46	2E	ICR30	344н	000FFF44н	-
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н	_
System reserved	48	30	ICR32	33Сн	000FFF3Сн	_
Clock counter	49	31	ICR33	338н	000FFF38н	_
U/D Counter 0	50	32	ICR34	334н	000FFF34н	_
System reserved	51	33	ICR35	330н	000FFF30н	_
PPG 0	52	34	ICR36	32Сн	000FFF2Сн	_
PPG 2	53	35	ICR37	328н	000FFF28н	_
PPG 4	54	36	ICR38	324н	000FFF24н	_
16-bit free-run timer	55	37	ICR39	320н	000FFF20н	1 —
ICU 0 (capture)	56	38	ICR40	31Сн	000FFF1Сн	_
ICU 1(capture)	57	39	ICR41	318н	000FFF18н	_
ICU 2/3(capture)	58	3A	ICR42	314н	000FFF14н	_
OCU 0 (match)	59	3B	ICR43	310н	000FFF10н	_
OCU 2 (match)	60	3C	ICR44	30Сн	000FFF0Сн	<b>1</b> —
System reserved	61	3D	ICR45	308н	000FFF08н	_
System reserved	62	3E	ICR46	304н	000FFF04н	_
Interrupt delay source bit	63	3F	ICR47	300н	000FFF00н	_
System reserved (Used by REALOS)	64	40	_	2FСн	000FFEFCн	<b> </b>
System reserved (Used by REALOS)	65	41	_	2F8н	000FFEF8н	_
System reserved	66	42	_	2F4н	000FFEF4н	<u> </u>
System reserved	67	43	_	2F0н	000FFEF0н	<b> </b>
System reserved	68	44	_	2ЕСн	000FFEECн	_

Intonum 1	Interrup	t number	Interrupt	0551	TBR default	DN
Interrupt source	10	16	level	Offset	address	RN
System reserved	69	45	_	2Е8н	000FFEE8н	_
System reserved	70	46	_	2Е4н	000FFEE4н	_
System reserved	71	47	_	2Е0н	000FFEE0н	_
System reserved	72	48	_	2DC <sub>H</sub>	000FFEDCн	_
System reserved	73	49	_	2D8н	000FFED8н	_
System reserved	74	4A	_	2D4н	000FFED4н	_
System reserved	75	4B	_	2D0н	000FFED0н	_
System reserved	76	4C	_	2ССн	000FFECCн	_
System reserved	77	4D	_	2С8н	000FFEC8н	_
System reserved	78	4E	_	2С4н	000FFEC4н	_
System reserved	79	4F	_	2С0н	000FFEC0н	_
Used by INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	_

#### **■ PERIPHERAL RESOURCES**

#### 1. Interrupt Controller

#### (1) Description

The interrupt controller manages interrupt reception and arbitration.

#### **Hardware configuration**

This module consists of the following components:

- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- HOLD request removal request generator

#### • Main function


This module has the following major functions:

- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU)
- Request (to the CPU) to return from stop mode in response to an NMI or interrupt request with interrupt level other than "11111"
- HOLD request cancel request issued to the bus master

(2) Register list

ICR register									
	7	7	6	5	4	3	2	1	0
ICF	R00 –	-		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R01 –				ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R02			_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R03 –			_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R04 -	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R05 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R06 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R07 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R08 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R09 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R10 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R11 -	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R12 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R13 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R14 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R15 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R16 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R17 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R18 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R19 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R20 -	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R21 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R22 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R23 -	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R24 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R25 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R26 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R27 –	-		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R28 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R29 -	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R30 –	-	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICF	R31 _	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0

#### (Continued) 5 4 3 2 0 ICR32 ICR4 ICR3 ICR2 ICR1 ICR0 ICR4 ICR3 ICR2 ICR33 ICR1 ICR0 ICR34 ICR4 ICR3 ICR2 ICR1 ICR0 ICR35 ICR4 ICR3 ICR2 ICR1 ICR0 ICR4 ICR3 ICR2 ICR1 ICR0 ICR36 ICR4 ICR3 ICR0 ICR37 ICR2 ICR1 \_ ICR38 ICR4 ICR3 ICR2 ICR1 ICR0 ICR4 ICR3 ICR2 ICR1 ICR0 ICR39 ICR4 ICR3 ICR2 ICR1 ICR0 ICR40 ICR41 ICR4 ICR3 ICR2 ICR1 ICR0 ICR42 ICR4 ICR3 ICR2 ICR1 ICR0 ICR43 ICR4 ICR3 ICR2 ICR1 ICR0 ICR44 ICR4 ICR3 ICR2 ICR1 ICR0 ICR45 ICR4 ICR3 ICR2 ICR1 ICR0 ICR4 ICR3 ICR2 ICR1 ICR0 ICR46 ICR47 ICR4 ICR3 ICR2 ICR1 ICR0 Hold request cancel request register (HRCL) MHALTI LVL4 LVL3 LVL2 LVL1 HRCL LVL0



#### 2. External Interrupt/NMI Control

#### (1) Description

The external interrupt control unit is the block that controls external interrupt requests input to  $\overline{\text{NMI}}$  and INT0 to INT7. The level can be selected from "H", "L", rising edge, or falling edge (except for NMI).

#### (2) Register list




7	6	5	4	3	2	1	0
EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0

#### External interrupt request register (EIRR)


15	14	13	12	11	10	9	8
ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0

#### Request level setting register (ELVR)



The above registers (for 8 channels) are available in a set; there are a total of 8 channels.

#### (3) Block diagram



#### 3. REALOS-related Hardware

REALOS-related hardware is used by the real-time OS. Therefore, it cannot be used by user programs when REALOS is used .


#### • Delay interrupt module


#### (1) Description

The delayed interrupt module generates a task switching interrupt.

This module enables software to issue or cancel an interrupt request to the CPU.

#### (2) Register list







#### • Bit Search Module

#### (1) Description

The bit search module searches data written to an input register for "0", "1", or a change point and returns the detected bit position.

(2) Register list





#### 4. 8-bit Up/Down Counter

#### (1) Description

This block is the up/down counter/timer consisting of six event input pins, an 8-bit up/down counter, an 8-bit reload/compare register, and their control circuit .

The MB91F353A/MB91353A/MB91352A contains 2 channels of 8-bit up/down counter in this block.

This module has the following features.

• 8-bit count register ena	abling counting from (0)d to (255)d
• Four different count mo	odes available with selectable count clocks
Count mode	Timer mode
	— Up/down count mode
	Phase difference count mode (2 Multiplication)
	Phase difference count mode (4 Multiplication)
Capable of selecting a an internal circuit	count clock signal in timer mode, from among the inputs from two internal clocks and
Count clock	80 ns (12.5 MHz : 2-frequency division) 320 ns (3.125 Hz : 8-frequency division)
(When operating at 25 MHz)	320 ns (3.125 Hz : 8-frequency division)
Capable of selecting the	ne detection edge of the external pin input signal in up/down count mode
Detection edge	—— Falling Edge detection
	Rising Edge detection
	<ul> <li>Detection at rising edge, falling edge, or both edges</li> </ul>
	Edge detection disabled
	t mode suitable for counting for an encoder such as a motor, capable of easily counting the number of revolutions at high precision by inputting the phase-A, phase-B, and

Phase difference count mode suitable for counting for an encoder such as a motor, capable of easily counting the rotation angle and the number of revolutions at high precision by inputting the phase-A, phase-B, and phase-Z outputs of the encoder
 ZIN pin available for two functions selectable (valid in all modes)

ZIN Pin	Counter clear function
	Gate function
Compare and reload an arbitrary width.	functions available not only separately but also in combination for up/down counting at
Compare/reload function	Compare function (comparison interrupt request output)
	<ul> <li>Compare function (comparison interrupt request output and counter clear)</li> </ul>
	<ul> <li>Reload function (underflow interrupt request output and reload)</li> </ul>
	Compare/reload function  (Comparison interrupt request output and counter clear; underflow interrupt request output and reload)
	Compare/reload disabled

- Count direction flag used to identify the preceding count direction
- Capable of controlling the independent generations of interrupts at a compare match, reload (underflow), overflow, or at a count direction change

#### (2) Register list

2.1 Up/down count resister (UDCR)
Up/down count resister ch0 (UDCR0)

7	6	5	4	3	2	1	0
D07	D06	D05	D04	D03	D02	D01	D00

2.2 Reload compare resister (RCR)
Reload compare resister ch0 (RCR0)

7	6	5	4	3	2	1	0
D07	D06	D05	D04	D03	D02	D01	D00

2.3 Counter status register(CSR)
Counter status register ch0 (CSR0)


7	6	5	4	3	2	1	0
CST	CIT	UDI	СМ	OVF	UD	UD	UD

2.4 Counter control resister (CCRL)
Counter control resister ch0 (CCRL0)

7	6	5	4	3	2	1	0
Reserve	CTU	UC	RLD	UD	CGS	CGE	CGE

2.5 Counter control resister (CCRH)
Counter control resister ch0 (CCRH)

15	14	13	12	11	10	9	8
M16	CDC	CFI	CLK	СМ	СМ	CES	CES



#### 5. 16-bit Reload Timer


#### (1) Description


The 16-bit timer consists of a 16-bit down counter, 16-bit reload register, internal clock, clock generation prescaler, and control register.

The clock source can be selected from among three internal clocks (prepared by frequency dividing the machine clock by 2/8/32, and also by 64/128 only for ch3) and an external event.

The interrupt can be used to initiate DMA transfer.

The MB91F353A/MB91353A/MB91352A contains 4 channels of this timer.





#### 6. PPG (Programable Pulse Generator)

The PPG can efficiently output highly precise PWM waveforms. The MB91F353A/MB91353A/MB91352A contains 3 channels of PPG timer.

#### (1) Description

Each channel consists of a 16-bit down counter, 16-bit data register with cycle setting buffer, 16-bit compare register with duty ratio setting buffer, and pin control unit.


The count clocks for the 16-bit down counter can be selected from the following 4 types :(peripheral clock  $\phi$ ,  $\phi$ / 4,  $\phi$ /16,  $\phi$ /64)

The counter is initialized to "FFFFH" at a reset or counter borrow.


PPG outputs (PPG0, PPG2, PPG4) are provided for each channel.

PPG outputs (PPG0, PPG2, PPG4) are provided for each channel.

(2) Register list



#### (3) Block diagram (overall configuration for 1 channel)




#### 7. U-timer (16-bit timer for UART baud rate generation)

#### (1) Description


The U-timer is a 16-bit timer for generating the baud rate for the UART. An arbitrary baud rate can be set depending on the combination of the chip operating frequency and U-timer reload value.

The MB91F353A/MB91353A/MB91352A contains 4 channels of this timer.

#### (2) Register list



#### (3) Block diagram



#### 8. UART

#### (1) Description

The UART is a serial I/O port for asynchronous (start-stop) or CLK synchronous communication. This module has the features listed below. The MB91F353A/MB91353A/MB91352A contains 4 channels of UART.

- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Completely programmable baud rate.

  Additional band rate and by built in time of (Co.)

  Additional band rate and by built in time of (Co.)

  Additional band rate.

Arbitrary baud rate set by built-in timer (See the section for "U-timer".)

- Variable baud rate can be input from an external clock.
- Error detection functions(parity, framing, overrun)
- Transmission signal format is NRZ
- UART Ch0 to Ch2 can start DMA transfer using interrupts (Ch3 and Ch4 cannot start DMA transfer).
- Capable of clearing DMAC interrupt source by writing to DRCL register

#### (2) Register list

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### Serial status register (SSR)

7	6	5	4	3	2	1	0
PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE

#### Serial mode register (SMR)


7	6	5	4	3	2	1	0
MD1	MD0	_		CS0			

#### Serial control register (SCR)

7	6	5	4	3	2	1	0
PEN	Р	SBL	CL	A/D	REC	RXE	TXE

#### **DRCL** register (DRCL)

7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	



#### 9. Extended I/O serial interface (SIO)

#### (1) Description

This block is a serial I/O interface that allows data transfer using clock synchronization. It is composition of 8-bit  $\times$  1 channel.

LSB-first or MSB-first transfer mode can be selected for data transfer.

The MB91F353A/MB91353A/MB91352A contains 3 channels of this SIO.

The serial I/O interface operates in 2 modes:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK). By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

#### (2) Register list

#### Serial mode control status register (SMCS)

15	14	13	12	11	10	9	8
SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT
7	6	5	4	3	2	1	0

7	6	5	4	3	2	1	0
_	_	_	_	MODE	BDS	_	_

#### SIO test resister (SES)

15	14	13	12	11	10	9	8
_	_	_	_	_	_	TST1	TST0

#### SDR (Serial Data Register) (SDR)


7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### SIO prescaler control register (CDCR)

15	14	13	12	11	10	9	8
MD	_	_		DIV3	DIV2	DIV1	DIV0

#### **DMAC** interrupt source clear register (SRCL)

7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_




#### 10. 16-bit Free-run Timer

#### (1) Description


The 16-bit free-running timer consists of a 16-bit up counter, control register, and status register. The count values of this timer are used as the base timer for the output compares and input capture modules.

- Four count clock frequencies are available.
- An interrupt can be generated at a counter overflow.
- The counter can be initialized upon a match with compare register 0 of the output compare unit, depending on the mode.

#### (2) Register list







#### 11. Input Capture

#### (1) Description

This module detects a rising or falling edge or both edges of an external input signal and stores the 16-bit freerunning timer value in a register. In addition, the module can generate an interrupt upon detection of an edge. The input capture module consists of input capture data registers and a control register. Each input capture unit has a corresponding external input pin.

• The detection edge of an external input can be selected from among 3 types.

Rising edge

Falling edge

Both edges

• An interrupt can be generated upon detection of a valid edge of an external input.

#### (2) Register list

Input capture data register (upper) (IPCP0 to 3)

15	14	13	12	11	10	9	8
CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08

Input capture data register (lower) (IPCP0 to 3)


7	6	5	4	3	2	1	0
CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00

Input capture control register (ICS23)

7	6	5	4	3	2	1	0
ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20

Input capture control register (ICS01)

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00



#### 12. Output Compare

#### (1) Description

The output compare module consists of 16-bit compare registers, compare output latch, and control register. When the 16-bit free-running timer value matches the compare register value, the output level is inverted and an interrupt is issued.

The MB91F353A/MB91353A/MB91352A contains 2 channels of this block.

This module has the features listed below.

- Capable of using the two compare registers independently. Output pins and interrupt flags corresponding to the compare registers
- Capable of setting the initial value for each output pin.
- Interrupts can be generated upon a compare match.
- The ch0 compare register is used as the compare clear register for the 16-bit free-running timer.

#### (2) Register list

#### Compare register (OCCP0, 2)

15	14	13	12	11	10	9	8
C15	C14	C13	C12	C11	C10	C09	C08

#### Compare register (OCCP0, 2)


7	6	5	4	3	2	1	0
C07	C06	C05	C04	C03	C02	C01	C00

#### **Output control register (OCS01)**

15	14	13	12	11	10	9	8
_	_	_	CMOD	_	_	OTD1	OTD0

#### **Output control register (OCS23)**

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	_	_	CST1	CST0



#### 13. I<sup>2</sup>C Interface

#### (1) Description

The I<sup>2</sup>C interface is a serial I/O port supporting the Inter-IC bus, operating as a master/slave device on the I<sup>2</sup>C bus. It has the following features:

- Master/slave sending and receiving
- · Arbitration function
- · Clock sync function
- Slave address and general call address detection function
- Ditecting function of transmitting direction
- Repeated start condition generation and detection function
- · Bus error detection function
- 10-bit/7-bit slave address
- Slave address receive acknowledge control when in master mode
- Slave address receive acknowledge control when in master mode. Support for composite slave addresses
- Capable of interruption when a transmission or bus error occurs
- Standard mode (Max 100 Kbps)/High speed mode (Max 400 Kbps) supported

#### (2) Register list

Bus control register (IBCR)

15	14	13	12	11	10	9	8
BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT

Bus status register (IBSR)

7	6	5	4	3	2	1	0
ВВ	RSC	AL	LRB	TRX	AAS	GCA	ADT

10-bit slave address resister (ITBA)

15	14	13	12	11	10	9	8
_	_			_		TA9	TA8

10-bit slave address mask resister (ITMK)

15	14	13	12	11	10	9	8
ENTB	RAL	_	_	_	_	TM9	TM8

7	6	5	4	3	2	1	0
TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0

7-bit slave address resister (ISBA)

7	6	5	4	3	2	1	0
_	SA6	SA5	SA4	SA3	SA2	SA1	SA0

7-bit slave address mask resister (ISMK)

15	14	13	12	11	10	9	8
ENSB	SM6	SM5	SM4	SM3	SM2	SM1	SM0

D/A data register (IDAR)


7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Clock control register (ICCR)

15	14	13	12	11	10	9	8
TEST	_	EN	CS4	CS3	CS2	CS1	CS0

Clock disable register (IDBL)

7	6	5	4	3	2	1	0
_	_	_	_		_	_	DBL



#### 14. A/D converter

#### (1) Description

The A/D converter converts the analog input voltage into a digital value. It has the following features:

- Conversion time: 1.48 μs minimum per channel
- Employing serial / parallel conversion type for sample & hold circuit.
- 10-bit resolution (switchable between 8 and 10 bits)
- Program selection of the analog input from among 8 channels
- Conversion mode


Single conversion mode: Convert 1 selected channel.

Scan conversion mode: Scan up to 4 channels.

- Converted data is stored in the data buffer.
- An interrupt request to the CPU can be generated upon completion of A/D conversion. The interrupt can be used to start DMA transfer.
- The startup source can be selected from among software, external trigger (falling edge), and reload timer ch2 (rising edge).

(2) Register list

	15 8	3 7
Control status register (ADCS2/ADCS1)	ADCS2	ADCS1
Conversion time setting resister (ADCT)		
Converted data register 0 (ADTH0/ADTL0)	ADTH0	ADTL0
Converted data register 1 (ADTH1/ADTL1)	ADTH1	ADTL1
Converted data register 2 (ADTH2/ADTL2)	ADTH2	ADTL2
Converted data register 3 (ADTH3/ADTL3)	ADTH3	ADTL3




#### 15. 8-bit D/A converter


#### (1) Description

This block contains 2 channels of 8-bit D/A converters. The D/A converter register can be used to control the independent output of each channel. The block has the following features.

- Power saving function
- 3.3 V Interface

#### (2) Register list





### 16. DMAC (DMA Controller)

### (1) Description

This module realize direct memory access (DMA) transfer with the FR family device.

DMA transfer controlled by this module enables many types of data transfer to be performed at high speed without CPU intervention, thereby improving system performance.

### • Hardware configuration

This model consists mainly of the following components:

- Independent DMA channels × 5 channels
- 5 channels independent access control circuits
- 32-bit address register (Supports reloading: 2 per channel)
- 16-bit transfer count register (Supports reloading: 1 per channel)
- 4-bit block count register (1 per channel)
- 2-cycle transfer

#### • Main function

This module has the following major functions for data transfer:


- Supports independent data transfer for multiple channels (5 channels)
- (1) Priority order (ch0 > ch1 > ch2 > ch3 > ch4)
- (2) Order can be reversed for ch0 and ch1
- (3) DMAC activation triggers
  - Internal peripheral request (Interrupt request sharing, including external interrupts)
  - Software request (register write)

#### (4)Transmission mode

- Demand transfer, burst transfer, step transfer, or block transfer
- Addressing mode: 32-bit full addressing (increment, decrement, or fixed) (address increment can be in the range - 255 to + 255)
- Data length: Byte, halfword, or word
- Single-shot or reload operation selectable

(2) Register Description

			31	16 15	(
ch0 Control/status	Register A	(DMACA0)			
	Register B	(DMACB0)			
ch1 Control/status	Register A	(DMACA1)			
	Register B	(DMACB1)			
ch2 Control/status	Register A	(DMACA2)			
	Register B	(DMACB2)			
ch3 Control/status	Register A	(DMACA3)			
	Register B	(DMACB3)			
ch4 Control/status	Register A	(DMACA4)			
	Register B	(DMACB4)			
Overall control register		(DMACR)			
ch0 Transfer source address reg	gister	(DMASA0)			
		(DMADA0)			
ch1 Transfer source address reg	gister	(DMASA1)			
		(DMADA1)			
ch2 Transfer source address reg	gister	(DMASA2)			
		(DMADA2)			
ch3 Transfer source address reg	gister	(DMASA3)			
		(DMADA3)			
ch4 Transfer source address reg	gister	(DMASA4)			
		(DMADA4)			



### **■ ELECTRICAL CHARACTERISTICS**

### 1. Abusolute Maximum Rating

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Syllibol	Min	Max	- Offic	Remarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 4.0	V	*2
Analog power supply voltage*1	DAvc	Vss - 0.5	Vss + 4.0	V	*3
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 4.0	V	*3
Analog reference voltage*1	AVRH	Vss - 0.5	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.5	Vcc + 0.5	V	*8
Input voltage (Nch open-drain) *1	VIND	Vss - 0.5	Vss + 5.5	V	
Analog pin input voltage*1	VIA	Vss - 0.5	AVcc + 0.5	V	*8
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5	V	
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	*7
Total maximum clamp current	$\Sigma  I_CLAMP $	_	20	mA	*7
"L" level maximum output current	loL		10	mA	*4
"H" level maximum output current (Nch open-drain)	lolnd	_	20	mA	
"L" level average output current	lolav	_	8	mA	*5
"H" level average output current (Nch open-drain)	OLAVND	_	15	mA	
"L" level total maximum output current	$\Sigma$ loL		100	mA	
"L" level total average output cur rent	$\Sigma$ lolav	_	50	mA	*6
"H" level maximum output current	Іон	_	- 10	mA	*4
"H" level average output current	<b>І</b> онаv	_	- 4	mA	*5
"H" level total maximum output current	$\Sigma$ loн	_	- 50	mA	
"H" level total average output cur rent	$\Sigma$ lohav	_	- 20	mA	*6
Power consumption	PD	_	850	mW	
Operating temperature	Та	- 40	+ 85	°C	
Storage temperature	Тѕтс	_	+ 125	°C	

<sup>\*1 :</sup> The parameter is based on Vss = DAvs = AVss = 0 V.

- \*7: Relevant pins: Port2, 3, 4, 5, 6, 8, 9, A, H, I, K, M, N, O and AN (A/D input)
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.

 $<sup>^*2</sup>$ : Vcc must not be lower than Vss - 0.3 V.


 $<sup>^{*}3</sup>$ : Be careful not to exceed "VCC + 0.3 V", for example, when the power is turned on.

<sup>\*4 :</sup> The maximum output current is the peak value for a single pin.

<sup>\*5 :</sup> The average output current is the average current for a single pin over a period of 100 ms.

<sup>\*6 :</sup> The total average output current is the average current for all pins over a period of 100 ms.

- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that, when the microcontroller drive current is low as in low power consumption mode, the + B input potential can increase the potential at the Vcc pin via a protective diode, possibly affecting other devices.
- Note that, if the + B input exists when the microcontroller is off (not fixed at 0 V), power is supplied through the pin, possibly causing the microcontroller to operate imperfectly.
- Note that, if the + B input exists when the power supply is turned on, power is supplied through the pin, possibly resulting in a power-supply voltage at which a power-on reset does not work.
- Be careful not to let the + B input pin open.
- Note that the analog I/O pins (such as the LCD drive and comparator input pins) other than the A/D input pin cannot input + B.
- Sample recommended circuits:



\*8 : If the maximum current to/from an input is limited by some means with external components, the ICRAMP rating supersedes the V<sub>I</sub> rating.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

( Vss = DAvs = AVss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Offic	Remarks
Power supply voltage	Vcc	3.0	3.6	V	At normal operating
rower supply voltage	Vcc	3.0	3.6	V	Hold RAM status at stop
Analog power supply voltage	DAvc	Vss - 0.3	Vss + 3.6	V	
Analog power supply voltage	AVcc	Vss - 0.3	Vss + 3.6	V	
Analog reference voltage	AVRH	AVss	AVcc	V	
Operating temperature	Ta	- 40	+ 85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = - 40 °C to + 85 °C)

Barramatar		D:	O a malitia ma		Value		11:4	Damanla
Parameter	Symbol	Pin	Conditions	Min	Тур	Max	Unit	Remarks
	ViH	Port 2, 3, 4, 5, 6, 9, A	_	Vcc × 0.65	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	Port 8, H, I, M, N, O, MD0, MD1, MD2, INIT, NMI	_	Vcc × 0.8	_	Vcc + 0.3	V	Hysteresis
	VIHST	Port K, L	_	Vcc × 0.8	_	5.25	٧	Hysteresis input with stand voltage of 5 V
	VIL	Port 2, 3, 4, 5, 6, 9, A	_	Vss	_	Vcc × 0.25	V	
"L" level input voltage	VILS	Port 8, H, I, M, N, O, MD0, MD1, MD2, INIT, NMI	_	Vss		Vcc × 0.2	V	Hysteresis input
	VILST	Port K, L	_	Vss	_	Vcc × 0.2	٧	Hysteresis input with stand voltage of 5 V
"H" level output voltage	Vон	Port 2, 3, 4, 5, 6, 8, 9, A, H, I, J, K, M, N, O	$V_{CC} = 3.0 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	Vcc	٧	
"L" level output voltage	Vol1	Port 2, 3, 4, 5, 6, 8, 9, A, H, I, K, M, N, O	Vcc = 3.0 V, IoL = 4.0 mA	Vss	_	0.4	V	
	V <sub>OL2</sub>	Port L	Vcc = 3.0  V, $IoL = 15.0  mA$	Vss	_	0.4	V	Nch open-drain
Input leak current (High-Z Output Leakage Current)	lu	All input pin	Vcc = 3.6 V, 0 <vı <vcc<="" td=""><td>- 5</td><td></td><td>+ 5</td><td>μΑ</td><td></td></vı>	- 5		+ 5	μΑ	
Pullup resistance	Rup	Setting pin INIT, Pull Up	Vcc = 3.6 V, Vı = 0.45 V	25	50	200	kΩ	

(Continued)

(Continued)

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin	Condit	iono		Value		Unit	Remarks
Parameter	Symbol	PIII	Condit	10115	Min	Тур	Max	Unit	Remarks
			fc = 12.5 MHz,	FLASH	—	160	220	- mA	Multiply by 4RUN When operating at CLKB: 50 MHz
	Icc		Vcc = 3.3 V	MASK		125	150		CLKT : 25 MHz CLKP : 25 MHz
	100		fc = 12.5 MHz,	FLASH		85	100	- mA	Multiply by 2RUN When operating at CLKB: 25 MHz
			Vcc = 3.3 V	MASK	_	75	90		CLKT: 25 MHz CLKP: 12.5 MHz
Power supply		Vcc	fc = 12.5 M Vcc = 3.3 \	,		100	140	mA	Multiply by 4RUN When operating at CLKB: 50 MHz CLKT: 25 MHz CLKP: 25 MHz
current			Ta = + 25 °C, Vcc = 3.3 V			1	100	μΑ	At stop
	Iccl		Ta = +25 °C, fc = 32.768 kHz, Vcc = 3.3 V			0.3	3.0	mA	Sub RUN When operating at CLKB: 32.768 kHz CLKT: 32.768 kHz CLKP: 32.768 kHz
	Iccls		fc = 32.768	Ta = +25 °C, fc = 32.768 kHz, Vcc = 3.3 V		0.2	2.0	mA	Sub-sleep When operating at CLKP: 32.768 kHz
	Ісст		Ta = +25 fc = 32.768 Vcc = 3.3	8 kHz,	_	5	120	μΑ	At watch mode operating (Main Off, STOP)
Input capacitance	Сн	Other than Vcc, Vss, AVcc, AVss, DAvc, DAvs	_		_	5	15	pF	

### 4. AC Characteristics


### (1) Clock Timing

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = 
$$-40~^{\circ}$$
C to  $+85~^{\circ}$ C)


Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	PIII	Conditions	Min	Тур	Max	Onit	Remarks
Clock frequency	fc	X0, X1		10	_	12.5	MHz	MAIN PLL (When operating at max in-
Clock cycle time	<b>t</b> c	X0, X1	_	80	_	100	ns	ternal frequency (50 MHz) = 12.5 MHz self-oscillation with × 4 PLL)
Clock frequency	fc	X0, X1	_	10	_	25	MHz	MAIN self-oscillation (frequency-halved input)
	<b>f</b> CP		When a minimum	2.94*	_	50	MHz	CPU
Internal operating clock frequency	<b>f</b> CPP	_	value of 12.5 MHz is input as the X0	2.94*	_	25	MHz	Peripheral
,	fсрт		clock frequency	2.94*	_	25	MHz	External bus
	<b>t</b> CP		and x4 multiplica- tion is set for the	20	_	340*	ns	CPU
Internal operating clock cycle time	<b>t</b> CPP	_	PLL of the oscillator	40	_	340*	ns	Peripheral
	<b>t</b> CPT		circuit	40	_	340*	ns	External bus
Clock frequency	fc	X0A, X1A	_	30	32.768	35	kHz	SUB self-oscillation
Clock cycle time	<b>t</b> c	X0A, X1A	_	_	30.51	33.3	μs	SOB Self-Oscillation
Internal operating clock frequency	fcp, fcpp, fcpт		When a standard value of 32.768 kHz	2*	_	32.768	kHz	
Internal operating clock cycle time	tcp, tcpp, tcpt		is input as the X0A clock frequency	30.51	_	500*	μs	


<sup>\*:</sup> The values assume a gear cycle of 1/16.


• Conditions for measuring the clock timing ratings



• Operation Assurance Range







Notes: • When the PLL is used, the external clock input must fall between 10.0 MHz and 12.5 MHz.

- Set the PLL oscillation stabilization wait time longer than 454.5 μs.
- The internal clock gear setting should not exceed the relevant value in the table in "(1) Clock timing ratings".

### (2) Clock Output Timing

$$(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40 ^{\circ}C + 85 ^{\circ}C)$$

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
raiailletei	Symbol	FIII	tions	Min	Max	Oilit	
Cycle time	tcyc	SYSCLK		<b>t</b> cpt	_	ns	*1
$SYSCLK \uparrow \to SYSCLK \downarrow$	<b>t</b> chcL	SYSCLK	_	tcyc - 5	tcyc + 5	ns	*2
$SYSCLK \downarrow \to SYSCLK \uparrow$	<b>t</b> clch	SYSCLK		tcyc - 5	tcyc + 5	ns	*3


<sup>\*1 :</sup> tcyc is the frequency of one clock cycle after gearing.

\*2 : The following ratings are for the gear ratio set to  $\times$  1. For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

$$(1 / 2 \times 1 / n) \times tcyc - 10$$

\*3 : The following rating are for the gear ratio set to  $\times$  1.

Note: tcpt indicates the internal operating clock cycle time. See "(1) Clock Timing".




### (3) Reset Ratings

$$(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40 ^{\circ}C \text{ to } +85 ^{\circ}C)$$

Parameter	Symbol	Pin	Condi- tions	Val	ue	Unit	Remarks
				Min	Max		iveillai və
INIT input time (at power-on)	<b>4</b>	ĪNIT		tc × 10		ns	
INIT input time (other than at power-on)	· tintl	IINI I	_	tc × 10		ns	

Note: to indicates the clock cycle time. See "(1) Clock Timing".



### (4) Normal Bus Access Read/Write Operation

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)


Parameter	Symbol	Pin	Conditions		Value	Unit	Remarks
Farameter	Syllibol	FIII	Conditions	Min	Max	Offic	Remarks
CS0 to CS3 setup	<b>t</b> csLCH	0)/0011/	AWRxL: W02 = 0	3	_	ns	*3
CSO to CSS setup	<b>t</b> csdlch	SYSCLK, CS0 to CS3	AWR0L : W02 = 1	- 3	_	ns	
CS0 to CS3 hold	<b>t</b> chcsh			3	tcyc / 2 + 6	ns	
	<b>t</b> asch	SYSCLK, A20 to A00		3	_	ns	
Address setup	<b>t</b> aswl	WR0, WR1, A20 to A00	_	3		ns	
	<b>t</b> asrl	RD, A20 to A00		3		ns	
	<b>t</b> chax	SYSCLK, A20 to A00		3	tcyc / 2 + 6	ns	
Address hold	twhax	WR0, WR1, A20 to A00		3	_	ns	
	<b>t</b> rhax	RD, A20 to A00		3	_	ns	
Valid address → Valid data input time	<b>t</b> avdv	A20 to A00, D31 to D16			$3/2 \times t$ cyc $-15$	ns	*1 *2
WR0, WR1 delay time	<b>t</b> chwL	SYSCLK,	ļ		6	ns	
WR0, WR1 delay time	<b>t</b> chwh	WR0, WR1	<u> </u>		6	ns	
WR0, WR1 minimum pulse width	<b>t</b> wLwH	WR0, WR1		tere – 5		ns	
Data setup → WRx ↑	<b>t</b> DSWH	WR0, WR1,		<b>t</b> cyc		ns	
$\overline{\text{WRx}} \uparrow \rightarrow \text{Data hold time}$	<b>t</b> whdx	D31 to D16	<u> </u>	3		ns	
RD delay time	<b>t</b> CHRL	SY <u>SC</u> LK,	ļ		6	ns	
RD delay time	<b>t</b> chrh	RD		_	6	ns	
$\overline{\text{RD}}\downarrow \to \text{Valid data input time}$	<b>t</b> RLDV	₹D,		_	teye – 10	ns	*1
$Data\;setup\to\overline{RD}\;\!\!\uparrowTime$	<b>t</b> DSRH	D31 to D16		10	_	ns	
$\overline{RD} \uparrow \to Data \; hold \; time$	<b>t</b> RHDX			0		ns	
RD minimum pulse width	<b>t</b> rlrh	RD	]	tcyc - 5		ns	
AS setup	<b>t</b> aslch	SYSCLK,		3	_	ns	
AS hold	<b>t</b> CHASH	ĀS		3	tcyc / 2 + 6	ns	

<sup>\*1 :</sup> When the bus timing is delayed by automatic wait insertion or RDY input, add the time (text × the number of cycles added for the delay) to this rating.

Note: tcyc indicates the cycle time. See "(2) Clock Output Timing".

<sup>\*2 :</sup> The following ratings are for the gear ratio set to  $\times$  1. For the ratings when the gear ratio is set to between 1/2 to 1/16, substitute 1/2 to 1/16 for n in the following equation. Calculation expression:  $3/(2n) \times \text{tcyc} - 15$ 

<sup>\*3 :</sup> AWRxL : Area Wait Register




### (5) Multiplex Bus Access Read/Write Operation

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40 ^{\circ}C \text{ to } +85 ^{\circ}C)$ 

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
raiailletei	Syllibol		tions	Min	Max	Ollic	Remarks
AD15 to AD0 Address AUDI setup time → SYSCLK↑	<b>t</b> asch	SYSCLK,		3	_	ns	
SYSCLK ↑ → AD15 to AD0 Address AUDI Hold Time	<b>t</b> chax	D31 to D16		3	tcyc/2 + 6	ns	
AD15 to AD0 Address AUDI setup time → AS↑	tasash	SYSCLK,	_	12	_	ns	
AS↑→ AD15 to AD0 Address AUDI Hold Time	<b>t</b> ashax	D31 to D16		tcyc – 3	tcyc + 3	ns	

Notes: •This rating is not guaranteed when the CS  $\rightarrow \overline{RD/WR}$  Setup Delay setting by AWR: bit1 is "0".


- Beside this rating, normal bus interface ratings are applicable.
- toyc indicates the cycle time. See "(2) Clock Output Timing".



### (6) Ready Input Timings

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin	Conditions -	Val	lue	Unit	Remarks
			Conditions	Min	Max	Oilit	iveillai ka
RDY setup time → SYSCLK	trdys	SYSCLK, RDY	_	15	_	ns	
SYSCLK ↑ → RDY hold time	<b>t</b> RDYH	SYSCLK, RDY	_	0	_	ns	



### (7) Hold Timing


(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
raiametei	Syllibol	FIII	tions	Min	Max	Oilit	Remarks
BRQ setup time $\rightarrow$ SYSCLK $\uparrow$	<b>t</b> BRQS	SYSCLK,		15	_	ns	
SYSCLK ↑ → BRQ Hold Time	<b>t</b> BRQH	BRQ	_	0	_	ns	
BGRNT delay time	<b>t</b> CHBGL	SYSCLK,		tcyc / 2 - 6	tcyc / 2 + 6	ns	
BGRNT delay time	tснвдн	BGRNT		tcyc / 2 - 6	tcyc / 2 + 6	ns	
$\begin{array}{c} \text{Pin floating} \rightarrow \overline{\text{BGRNT}} \text{ fall} \\ \text{time} \end{array}$	txzbgL	BGRNT, D31 to D16,	_	tcyc - 10	toyc + 10	ns	
BGRNT ↑ → Pin valid time	<b>t</b> BGHXV	A23 to A00, CS3 to CS0*		tcyc - 10	tcyc + 10	ns	

<sup>\*:</sup> These are applied to only the case that SREN bit of area select register (ACR) is set to "1".

Notes: • It takes 1 cycle or more from when BRQ is captured until GBRNT changes.

• tere indicates the cycle time. See "(2) Clock Output Timing".




### (8) UART, SIO Timing

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Sym-	Pin	Condi-	Va	lue	Unit	Remarks
Farameter	bol	PIII	tions	Min	Max	Onit	
Serial clock Cycle time	<b>t</b> scyc	SCK0 to SCK3, SCK6, SCK7		8 tсрр	_	ns	
$SCK \downarrow \to SO$ delay time	<b>t</b> sLOV	SCK0 to SCK3, SCK6, SCK7, SO0 to SO3, SO6, SO7	Internal	- 80	+ 80	ns	
Valid SI → SCK $\uparrow$	<b>t</b> ıvsh	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7	shift lock mode	100	_	ns	
SCK ↑ → valid SIN hold time	<b>t</b> sнıx	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7		60	_	ns	
serial clock "H" Pulse Width	<b>t</b> shsl	SCK0 to SCK3, SCK6, SCK7		4 tcpp	_	ns	
serial clock "L" Pulse Width	<b>t</b> slsh	SCK0 to SCK3, SCK6, SCK7		4 tcpp	_	ns	
$SCK \downarrow \to SO$ delay time	<b>t</b> sLOV	SCK0 to SCK3, SCK6, SCK7, SO0 to SO3, SO6, SO7	External shift clock	_	150	ns	
Valid SI → SCK $\uparrow$	<b>t</b> ıvsh	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7	mode	60	_	ns	
SCK ↑ → valid SIN hold time	<b>t</b> sнıx	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7		60	_	ns	

Notes: • Above rating is for CLK synchronous mode.

• tcpp indicates the peripheral clock cycle time. See "(1) Clock Timing".




### (9) Free-run Timer Clock, PPG Timer Input Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40 ^{\circ}C \text{ to } +85 ^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
raiametei	Symbol	FIII	Conditions	Min	Max	Oilit	
Input pulse width	tтiwн tтiwL	FRCK, TRG0 to TRG4, AIN0, BIN0, ZIN0	_	2 tcpp	_	ns	

Note: tcpp indicates the peripheral clock cycle time. See "(1) Clock Timing".




### (10) Trigger Input Timing

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = 
$$-40$$
 °C to  $+85$  °C)

Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks
raiametei	Syllibol	F	Conditions	Min	Max	Oilit	iveillai ks
A/D activation trigger input time	<b>t</b> atgx	ĀTG	_	5 tcpp	_	ns	
Input capture input trigger	<b>t</b> INP	IN0 to IN3	_	5 tcpp	_	ns	

Note: tcpp indicates the peripheral clock cycle time. See "(1) Clock Timing".




### (11) I2C Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40 ^{\circ}C \text{ to } +85 ^{\circ}C)$ 

Parameter	Symbol	Condition	Standar	d-mode	Fast-n	Unit	
Farameter	Syllibol	Condition	Min	Max	Min	Max	Oilit
SCL clock frequency	fscL		0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	<b>t</b> HDSTA		4.0		0.6	_	μs
"L" width of the SCL clock	tLOW		4.7	_	1.3	_	μs
"H" width of the SCL clock	<b>t</b> HIGH		4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL↑→SDA↓	<b>t</b> susta	$R = 1.0 \text{ k}\Omega$ ,	4.7		0.6	_	μs
Data hold time SCL↓→SDA↓↑	<b>t</b> hddat	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	<b>t</b> sudat		250		100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusто		4.0	_	0.6	_	μs
Bus free time between a STOP and START condition	<b>t</b> BUS		4.7	_	1.3	_	μs

- \*1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- \*2 : The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- \*3 : A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SUDAT} \ge 250$  ns must then be met.
- \*4: For use at over 100 kHz, set the machine clock to at least 6 MHz.



### 5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.0 V to 3.6 V, AVRH = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Sym-	Pin		I Init	Remarks			
Farameter	bol	FIII	Min	Тур	Max	Unit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error *1	_	_	- 5.0	_	+ 5.0	LSB		
Nonlinear error *1	_	_	- 3.5	_	+ 3.5	LSB		
Differential linear error *1	_	_	- 2.5	_	+ 2.5	LSB	At AVcc = 3.3 V, AVRH = 3.3 V	
Zero transition voltage *1	_	_	AVRL - 2.0 AVRL + 1.0		AVRL + 6.0	LSB	7.(V.1.(1 – 0.0 V	
Full-transition voltage *1	_	_	AVRH – 5.5	AVRH + 1.5	AVRH + 3.0	LSB		
Conversion time	_	_	1.48*2	_	300	μs		
Analog power supply	lΑ	AVcc	_ 7		_	mA		
current (analog + digital)	Іан	AVCC	_	_	5	μΑ	At STOP	
reference power supply current	lR	AVRH		470		μΑ	At AVRH = $3.0 \text{ V}$ , AVRL = $0.0 \text{ V}$	
(between AVRH and AVRL)	I <sub>RH</sub>		_	_	10	μΑ	At STOP	
Analog input capacitance	_	AN0 to AN7	_	40	_	pF		
Interchannel disparity		AN0 to AN7	_			LSB		

<sup>\*1 :</sup> Measured in the CPU sleep state


\*2 : When the peripheral resource clock frequency is 25.0 MHz, set the Conversion Time Setting Register (ADCT) to a value equal to or greater than 5334н.

Set each bit as follow:


Sampling time : SAMP3 to SAMP0  $\geq$  5H Conversion time a : CV03 to CV0  $\geq$  3H Conversion time b : CV13 to CV0  $\geq$  3H Conversion time c : CV23 to CV0  $\geq$  4H

### About the external impedance of the analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage changed to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

#### About errors

The smaller the | AVRH-AVss | , the greater the error would become relatively.


#### **Definition of A/D Converter Terms**

- Resolution
  - Analog variation that is recognized by an A/D converter.
- · Linearity error

Zero transition point ( "00 0000 0000" - "00 0000 0001" ) and full-scale transition point Difference between the line connected ("11 1111 1110" - "11 1111 1111") and actual conversion characteristics.


Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



#### Total error

This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



### 6. Electrical Characteristics for the D/A Converter

(Vcc = DAvc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = - 40  $^{\circ}C$  to + 85  $^{\circ}C)$ 

Parameter	Sym-	Pin		Value		Unit	Remarks
Farameter	bol	FIII	Min	Тур	Max	Oilit	Nemarks
Resolution		_	_	_	8	bit	
Nonlinear error			- 2.0		+ 2.0	LSB	When the output is unloaded
Differential linear error	_		- 1.0	_	+ 1.0	LSB	When the output is unloaded
Convertion speed	_	_	_	0.6	_	μs	When load capacitance (C <sub>L</sub> ) = 20 pF
Convention speed		_	_	3.0	_	μs	When load capacitance (C <sub>L</sub> ) = 100 pF
Output high impedance	_	DA0, DA1	2.0	2.9	3.8	kΩ	
	_		_	40	_	μА	10 μs conversion when the output is unloaded
Analog current	<b>I</b> ADA	DAvc		_	460*	μА	Input digital code, when fixed at 7Ан or 85н
	<b>I</b> ADAH		_	0.1		μΑ	At power-down

<sup>\*:</sup> This D/A converter varies in current consumption depending on each input digital code.

This rating indicates the current consumption when the digital code that maximizes current consumption is input.

### **■ FLASH MEMORY ERASE and PROGRAM PERFORMANCE**

Parameter	Condition		Value		Unit	Remarks
raiametei	Condition	Min	Тур	Max	Oilit	Kemarks
Sector erase time		_	1	15	s	Excludes 00 <sub>H</sub> programming prior erasure
Chip erase time	Ta = +25 °C Vcc = 3.3 V	_	8	_	s	Excludes 00 <sub>H</sub> programming prior erasure
Half word (16-bit width) programming time		_	16	3600	μs	Excludes system-level overhead
Erase/program cycle	_	10,000	_	_	cycle	
Flash data retention time	Average Ta = +85 °C	20	_	_	year	*


<sup>\*:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

### **■ EXAMPLE CHARACTERISTICS**


• MB91F353A

(1) "H" level output voltage


(2) "L" level output voltage




(3) "L"level output voltage (Nch open-drain)



(4) Input leak current




(5) Pull-up resistor




(Continued)

### (6) Power supply current


### (7) Power supply current




### (8) At sleep of power supply current




### (9) At sleep of power supply current




### (10) At stop of power supply current




(11) Sub-run power supply current



### (12) Sub-sleep power supply current



### (13) Watch mode power supply current




(Continued)


### (Continued)

(14) A/D conversion block power supply current


(15) A/D conversion block reference power supply current




(16) At stop of A/D conversion block power supply current




(17) At stop of A/D conversion block reference power supply current



(18) D/A conversion block power supply current 1 channel>




(19) At power down of D/A conversion block power supply current




### • MB91353A/352A/351A

(1) "H" level output voltage


(2) "L" level output voltage




(3) "L"level output voltage (Nch open-drain)



(4) Input leak current




(5) Pull-up resistor




(Continued)


### (6) Power supply current




### (7) Power supply current




### (8) At sleep of power supply current




### (9) At sleep of power supply current




### (10) At stop of power supply current




#### (11) Sub-run power supply current



### (12) Sub-sleep power supply current




### (13) Watch mode power supply current




### (Continued)

(14) A/D conversion block power supply current

(15) A/D conversion block reference power supply current




(16) At stop of A/D conversion block power supply current




(17) At stop of A/D conversion block reference power supply current

IRH VS. 
$$Vcc$$
 $Ta = +25 °C$ 
 $Vcc$ 
 $Vcc$ 

(18) D/A conversion block power supply current 1 channel>




(19) At power down of D/A conversion block power supply current



### **■** ORDERING INFORMATION

Part number	Package	Remarks
MB91F353APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91351APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91352APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91353APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package

### **■ PACKAGE DIMENSION**



## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.