

**STD15NF10****N - CHANNEL 100V - 0.073Ω - 15A TO-252  
LOW GATE CHARGE STripFET™ POWER MOSFET**

PRELIMINARY DATA

| TYPE      | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub> |
|-----------|------------------|---------------------|----------------|
| STD15NF10 | 100 V            | < 0.08 Ω            | 15 A           |


- TYPICAL R<sub>DS(on)</sub> = 0.073 Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

**DESCRIPTION**

This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.

**APPLICATIONS**

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL

**DPAK  
TO-252  
(Suffix "T4")****INTERNAL SCHEMATIC DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

| Symbol             | Parameter   | Value      | Unit |
|--------------------|---|------------|------|
| V <sub>DS</sub>    | Drain-source Voltage (V <sub>GS</sub> = 0)            | 100        | V    |
| V <sub>DGR</sub>   | Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)          | 100        | V    |
| V <sub>GS</sub>    | Gate-source Voltage                                   | ± 20       | V    |
| I <sub>D</sub>     | Drain Current (continuous) at T <sub>c</sub> = 25 °C  | 15         | A    |
| I <sub>D</sub>     | Drain Current (continuous) at T <sub>c</sub> = 100 °C | 10         | A    |
| I <sub>DM(•)</sub> | Drain Current (pulsed)                                | 60         | A    |
| P <sub>tot</sub>   | Total Dissipation at T <sub>c</sub> = 25 °C           | 45         | W    |
|                    | Derating Factor                                       | 0.3        | W/°C |
| dv/dt(1)           | Peak Diode Recovery voltage slope                     | 9          | V/ns |
| E <sub>AS(2)</sub> | Single Pulse Avalanche Energy                         | 75         | mJ   |
| T <sub>stg</sub>   | Storage Temperature                                   | -65 to 175 | °C   |
| T <sub>j</sub>     | Max. Operating Junction Temperature                   | 175        | °C   |

(•) Pulse width limited by safe operating area

(2) starting T<sub>j</sub> = 25 °C, I<sub>d</sub> = 24 A, V<sub>DD</sub> = 50 V(1) I<sub>SD</sub> ≤ 80 A, di/dt ≤ 300 A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMA</sub>

# STD15NF10

---

## THERMAL DATA

|                       |  |     |      |      |
|-----------------------|--|-----|------|------|
| R <sub>thj-case</sub> | Thermal Resistance Junction-case               | Max | 3.33 | °C/W |
| R <sub>thj-amb</sub>  | Thermal Resistance Junction-ambient            | Max | 62.5 | °C/W |
| T <sub>I</sub>        | Maximum Lead Temperature For Soldering Purpose |     | 300  | °C   |

## ELECTRICAL CHARACTERISTICS (T<sub>case</sub> = 25 °C unless otherwise specified)

OFF

| Symbol               | Parameter   | Test Conditions  | Min. | Typ. | Max.    | Unit     |
|----------------------|---|--|------|------|---------|----------|
| V <sub>(BR)DSS</sub> | Drain-source Breakdown Voltage                        | I <sub>D</sub> = 250 μA V <sub>GS</sub> = 0  | 100  |      |         | V        |
| I <sub>DSS</sub>     | Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0) | V <sub>DS</sub> = Max Rating<br>V <sub>DS</sub> = Max Rating T <sub>c</sub> = 125 °C |      |      | 1<br>10 | μA<br>μA |
| I <sub>GSS</sub>     | Gate-body Leakage Current (V <sub>DS</sub> = 0)       | V <sub>GS</sub> = ± 20 V   |      |      | ± 100   | nA       |

ON (\*)

| Symbol              | Parameter                         | Test Conditions  | Min. | Typ.  | Max. | Unit |
|---------------------|-----------------------------------|--|------|-------|------|------|
| V <sub>GS(th)</sub> | Gate Threshold Voltage            | V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA                              | 2    | 3     | 4    | V    |
| R <sub>D(on)</sub>  | Static Drain-source On Resistance | V <sub>GS</sub> = 10 V I <sub>D</sub> = 7.5 A  |      | 0.073 | 0.08 | Ω    |
| I <sub>D(on)</sub>  | On State Drain Current            | V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub><br>V <sub>GS</sub> = 10 V | 15   |       |      | A    |

## DYNAMIC

| Symbol   | Parameter   | Test Conditions   | Min. | Typ.             | Max. | Unit           |
|--|---|---|------|------------------|------|----------------|
| g <sub>fs</sub> (*)                                      | Forward Transconductance  | V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub> I <sub>D</sub> = 7.5 A |      | 20               |      | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance | V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0                                |      | 870<br>125<br>52 |      | pF<br>pF<br>pF |

**ELECTRICAL CHARACTERISTICS** (continued)

## SWITCHING ON

| Symbol                        | Parameter  | Test Conditions  | Min. | Typ.          | Max. | Unit           |
|-------------------------------|--|--|------|---------------|------|----------------|
| $t_{d(on)}$<br>$t_r$          | Turn-on Delay Time<br>Rise Time                              | $V_{DD} = 50 \text{ V}$ $I_D = 12 \text{ A}$<br>$R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$<br>(Resistive Load, see fig. 3) |      | 58<br>45      |      | ns<br>ns       |
| $Q_g$<br>$Q_{gs}$<br>$Q_{gd}$ | Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge | $V_{DD} = 80 \text{ V}$ $I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}$   |      | 30<br>6<br>10 |      | nC<br>nC<br>nC |

## SWITCHING OFF

| Symbol                         | Parameter   | Test Conditions   | Min. | Typ.           | Max. | Unit           |
|--------------------------------|---|---|------|----------------|------|----------------|
| $t_{d(off)}$<br>$t_f$          | Turn-off Delay Time<br>Fall Time                      | $V_{DD} = 27 \text{ V}$ $I_D = 12 \text{ A}$<br>$R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$<br>(Resistive Load, see fig. 3)    |      | 49<br>17       |      | ns<br>ns       |
| $t_{d(off)}$<br>$t_f$<br>$t_c$ | Off-voltage Rise Time<br>Fall Time<br>Cross-over Time | $V_{clamp} = 80 \text{ V}$ $I_D = 15 \text{ A}$<br>$R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$<br>(Inductive Load, see fig. 5) |      | 43<br>36<br>39 |      | ns<br>ns<br>ns |

## SOURCE DRAIN DIODE

| Symbol                            | Parameter  | Test Conditions   | Min. | Typ.              | Max.     | Unit          |
|-----------------------------------|--|---|------|-------------------|----------|---------------|
| $I_{SD}$<br>$I_{SDM}(\bullet)$    | Source-drain Current<br>Source-drain Current (pulsed)                        |   |      |                   | 15<br>60 | A<br>A        |
| $V_{SD} (\ast)$                   | Forward On Voltage   | $I_{SD} = 15 \text{ A}$ $V_{GS} = 0$  |      |                   | 1.5      | V             |
| $t_{rr}$<br>$Q_{rr}$<br>$I_{RRM}$ | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | $I_{SD} = 15 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$<br>$V_{DD} = 50 \text{ V}$ $T_j = 150 \text{ }^\circ\text{C}$<br>(see test circuit, fig. 5) |      | 100<br>375<br>7.5 |          | ns<br>nC<br>A |

(\ast) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %


(\bullet) Pulse width limited by safe operatingarea

## STD15NF10

**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 4:** Gate Charge test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



## TO-252 (DPAK) MECHANICAL DATA

| DIM. | mm   |      |      | inch  |       |       |
|------|------|------|------|-------|-------|-------|
|      | MIN. | TYP. | MAX. | MIN.  | TYP.  | MAX.  |
| A    | 2.2  |      | 2.4  | 0.086 |       | 0.094 |
| A1   | 0.9  |      | 1.1  | 0.035 |       | 0.043 |
| A2   | 0.03 |      | 0.23 | 0.001 |       | 0.009 |
| B    | 0.64 |      | 0.9  | 0.025 |       | 0.035 |
| B2   | 5.2  |      | 5.4  | 0.204 |       | 0.212 |
| C    | 0.45 |      | 0.6  | 0.017 |       | 0.023 |
| C2   | 0.48 |      | 0.6  | 0.019 |       | 0.023 |
| D    | 6    |      | 6.2  | 0.236 |       | 0.244 |
| E    | 6.4  |      | 6.6  | 0.252 |       | 0.260 |
| G    | 4.4  |      | 4.6  | 0.173 |       | 0.181 |
| H    | 9.35 |      | 10.1 | 0.368 |       | 0.397 |
| L2   |      | 0.8  |      |       | 0.031 |       |
| L4   | 0.6  |      | 1    | 0.023 |       | 0.039 |



0068772-B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>