

General Description

The MAX7387/MAX7388 replace ceramic resonators, crystals, and supervisory functions for microcontrollers in 3.3V and 5V applications.

The MAX7387/MAX7388 provide a clock source together with integrated reset, watchdog, and power-fail functions. The watchdog timer is pin programmable and provides watchdog timeout values in the 16ms to 2048ms range. The power-fail output provides early warning of power failure. The power-fail threshold on the MAX7388 is internally set. The MAX7387 also provides a separate watchdog output that is used as a status indicator or to control safety-critical system elements.

The MAX7387/MAX7388 clock outputs are factory programmed to a frequency in the 1MHz to 16MHz range. Four standard frequencies are available. Other frequencies are available upon request. The maximum operating supply current is 5.5mA (max) with a clock frequency of 12MHz.

Unlike typical crystal and ceramic resonator oscillator circuits, the MAX7387/MAX7388 are resistant to EMI and vibration, and operate reliably at high temperatures. The high-output drive current and absence of high-impedance nodes make the oscillator invulnerable to dirty or humid operating conditions.

The MAX7387/MAX7388 are available in 10-pin and 8-pin µMAX® packages, respectively. The MAX7387/MAX7388 standard operating temperature range is from -40°C to +125°C.

Applications

| White Goods | Handheld Products |
|-------------------------|-------------------------|
| Automotive | Portable Equipment |
| Appliances and Controls | Microcontroller Systems |

µMAX is a registered trademark of Maxim Integrated Products, Inc.

Features

- **Robust Microcontroller Clock and Supervisor in a** Single Package
- ♦ Integrated Reset, Watchdog, and Power-Fail **Functions**
- ♦ Pin-Programmable Watchdog Timeout
- ♦ +2.7V to +5.5V Operation
- **♦** Factory-Trimmed Oscillator
- ♦ Reset Valid Down to 1.1V Supply Voltage
- ♦ ±10mA Clock-Output Drive Current
- ♦ ±4% Total Accuracy for -40°C to +125°C
- ♦ ±2.75% Total Accuracy for 0°C to +85°C
- ♦ -40°C to +125°C Temperature Range
- ♦ 8- and 10-Pin µMAX Surface-Mount Packages
- ♦ 5.5mA Operating Current (12MHz)
- ♦ 1MHz to 16MHz Factory Preset Frequency


Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PKG CODE |
|-------------|-----------------|-------------|----------|
| MAX7387srff | -40°C to +125°C | 10 μMAX | U10-2 |
| MAX7388srff | -40°C to +125°C | 8 μMAX | U8-1 |

Note: "s" is a placeholder for the reset output type. Insert the symbol found in Table 3 in the place of "s." "r" is a placeholder for the power-on reset (POR) voltage. Insert the symbol found in Table 2 in the place of "r." "ff" is a placeholder for the nominal output frequency. Insert the symbol found in Table 4 in the place of "ff." For example, MAX7387CMTP describes a device with 4.38V reset level, open-collector RST output, and a clock output frequency of 8MHz.

Typical Application Circuit, Functional Diagram, and Selector Guide appear at end of data sheet.

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

| V _{CC} to GND | 0.3V to +6.0V |
|---|----------------------------------|
| All Other Pins to GND | 0.3V to (V _{CC} + 0.3V) |
| CLOCK, PFO Output Current, RST/RST | , WDO±50mA |
| Continuous Power Dissipation ($T_A = +7$ | 0°C) |
| 10-Pin µMAX (derate 5.6mW/°C over | |
| 8-Pin µMAX (derate 4.5mW/°C over + | -70°C)362mW |

| 40°C to +125°C |
|----------------|
| +150°C |
| 65°C to +150°C |
| +300°C |
| |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, $V_{CC} = +2.7V$ to +5.5V, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, 1MHz to 16MHz output frequency range, typical values at $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|---|------------------|--|-----------------------|------|-----------------------|--------|--|
| POWER REQUIREMENTS | | | | | | | |
| Operating Supply Voltage | Vcc | | 2.7 | | 5.5 | V | |
| Valid RST/RST Supply Voltage | Veen | $T_A = 0$ °C to +85°C | | | 1.1 | V | |
| Valid h31/h31 Supply Voltage | VCCR | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | 1.18 | V | |
| Operating Supply Current | loo | fclock = 12MHz | | | 5.5 | mA | |
| Operating Supply Current | Icc | f _{CLOCK} = 8MHz | | | 4.5 | IIIA | |
| TRI-LEVEL ANALOG INPUTS: 1 | WDS1, WDS2 | 2 | | | | | |
| Input-High Voltage Level | | | V _{CC} - 0.5 | 55V | | V | |
| Input-Middle Voltage Level | | | 0.9 | V | oc - 1.1V | V | |
| Input-Low Voltage Level | | | | | 0.45 | V | |
| LOGIC INPUT: WDI | | | | | | | |
| Input Leakage Current | ILEAK | Input high | | | 0.5 | μΑ | |
| Logic-Input High Voltage | VIH | | 0.7 x V _C | С | | V | |
| Logic-Input Low Voltage | V_{IL} | | | C |).3 x V _{CC} | V | |
| PUSH-PULL LOGIC OUTPUTS: | RST/RST | | | | | | |
| Output High | Voh | ISOURCE = 1mA | V _{CC} - 1. | 5 | | V | |
| Output Low | VoL | ISINK = 3mA | | 0.05 | 0.4 | V | |
| OPEN-DRAIN LOGIC OUTPUTS | S: RST, PFO, | WDO | | | | | |
| Output Low | V _{OLO} | ISINK = 3mA | | 0.05 | 0.4 | V | |
| OUTPUT: CLOCK | | | | | | | |
| Output High Voltage | Vohc | ISOURCE = 5mA | V _{CC} - 0.3 | 3 | | V | |
| Output Low Voltage | Volc | I _{SINK} = 5mA | | | 0.3 | V | |
| CLOCK Appurpay | for one | $T_A = 0^{\circ}C$ to +85°C, $V_{CC} = 5.0V$ | -2.75 | | +2.75 | % | |
| CLOCK Accuracy | fclock | $T_A = -40$ °C to +125°C, $V_{CC} = 5.0$ V | -4 | | +4 | 70 | |
| Clock Frequency Temperature Coefficient | | V _{CC} = 5.0V (Note 2) | | 140 | 400 | ppm/°C | |
| Clock Frequency Supply Voltage Coefficient | | T _A = +25°C (Note 2) | | 0.67 | 1 | %/V | |
| CLOCK Duty Cycle | | (Note 2) | 45 | 50 | 55 | % | |

ELECTRICAL CHARACTERISTICS (continued)

(*Typical Application Circuit*, V_{CC} = +2.7V to +5.5V, T_A = -40°C to +125°C, 1MHz to 16MHz output frequency range, typical values at V_{CC} = +5.0V, T_A = +25°C, unless otherwise noted.) (Note 1)


| PARAMETER | SYMBOL | COND | ITIONS | MIN | TYP | MAX | UNITS |
|---|-------------------|---------------------------------------|---|----------------------------|----------------------------|---------------------------|-------------------|
| CLOCK Output Jitter | | Observation for 20s usir oscilloscope | ng a 500MHz | | 310 | | ps RMS |
| Output Rise Time | t _R | $C_{LOAD} = 10pF, 10\% \text{ to } 9$ | 0% of full scale (Note 2) | | 2.5 | 7.0 | ns |
| Output Fall Time | tF | $C_{LOAD} = 10pF, 90\% \text{ to } 1$ | 0% of full scale (Note 2) | | 2.8 | 7.5 | ns |
| INTERNAL POWER-ON RESET | | | | | | | |
| | V _{TH+} | V _{CC} rising, Table 2 | T _A = +25°C | V _{TH} - 1.5% | | V _{TH} + 1.5% | |
| Reset Voltage | VIH+ | VCC fishig, Table 2 | $T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$ | V _{TH} - 2.5% | | V _{TH} + 2.5% | V |
| | V _{TH} - | V _{CC} falling | | | 0.98 x V _{TH+} | | |
| Reset Timeout Period | trst | Figures 1, 2 | | 86 | 135 | 250 | μs |
| WATCHDOG | | | | | | | |
| | twdg | WDS1 = GND, WDS2 = GND | | 11 | 16 | 22 | ms |
| | | WDS1 = open, WDS2 = GND | | 22 | 32 | 44 | |
| | | $WDS1 = V_{CC}$, $WDS2 = GND$ | | 44 | 64 | 88 | |
| Matabala a Tima and David | | WDS1 = GND, WDS2 = open | | 88 | 128 | 177 | |
| Watchdog Timeout Period (Figure 2) | | WDS1 = open, WDS2 = open | | 177 | 256 | 354 | |
| (1 igui 0 <i>2)</i> | | WDS1 = V _{CC} , WDS2 = open | | 354 | 512 | 708 | |
| | | WDS1 = GND, WDS2 = V _{CC} | | 708 | 1024 | 1416 | |
| | | WDS1 = open, WDS2 = V _{CC} | | 1416 | 2048 | 2832 | |
| | | WDS1 = WDS2 = V _{CC} (v | vatchdog disabled) | | | | |
| POWER FAIL | | | | | | | |
| Power-Fail Select Threshold | V _{SEL} | PFI input | | 0.65 x V _C C | | 0.85 x V _{CC} | V |
| V _{CC} Monitoring Threshold (Internal Threshold) | V _{ITH} | V _{CC} rising | | 4.06 | 4.38 | 4.60 | V |
| Internal Threshold Hysteresis | VIHYST | V _{CC} falling | | 1.0 | 2 | 4.0 | %V _{ITH} |
| PFI Monitoring Threshold (External Threshold) | VETH | PFI rising | | 0.9 | 1.1 | 1.4 | V |
| External Threshold Hysteresis | VEHYST | PFI falling | | 1.0 | 3.5 | 8.0 | %V _{ETH} |


Note 1: All parameters are tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.


Note 2: Guaranteed by design. Not production tested.


Typical Operating Characteristics


(Typical Application Circuit, V_{CC} = +5V, T_A = +25°C, unless otherwise noted.)



























_Typical Operating Characteristics (continued)


(Typical Application Circuit, VCC = +5V, TA = +25°C, unless otherwise noted.)











Pin Description

| PIN | | NAME | FUNCTION | | |
|---------|---------|---------|--|--|--|
| MAX7387 | MAX7388 | NAME | FUNCTION | | |
| 1 | _ | PFI | Power-Fail Input. PFI monitors the condition of either an external supplied voltage or V _{CC} . See the <i>Power Fail</i> section for more details. | | |
| 2 | 1 | Vcc | Power Input. Connect V_{CC} to the power supply. Bypass V_{CC} to GND with a 1 μ F capacitor. Install the bypass capacitor as close to the device as possible. | | |
| 3 | 2 | WDS1 | Watchdog Timeout Select Input 1. Connect WDS1 and WDS2 to V _{CC} , GND, or V _{CC} /2, as shown in Table 1, to set the watchdog timeout period. | | |
| 4 | 3 | WDS2 | Watchdog Timeout Select Input 2. Connect WDS2 and WDS1 to V _{CC} , GND, or V _{CC} /2, as shown in Table 1, to set the watchdog timeout period. | | |
| 5 | 4 | GND | Ground | | |
| 6 | | WDO | Watchdog Output. Open-drain watchdog output asserts low if WDI is not toggled within the watchdog timeout period. | | |
| 7 | 5 | PFO | Power-Fail Output. Open-drain output asserts when the voltage being monitored drops below the power-fail threshold voltage. | | |
| 8 | 6 | WDI | Watchdog Input. A rising edge on WDI resets the watchdog timer. If WDI does not receive a rising edge within the watchdog timeout period (twDG), RST/RST asserts. The watchdog timeout period is programmable through WDS1 and WDS2. Connect WDS1 and WDS2 to VCC to disable watchdog timer. | | |
| 9 | 7 | RST/RST | Reset Output. Reset output is available in one of three configurations: push-pull RST, push-pull RST, or open-drain RST. The reset output occurs if any combination of the following conditions occurs: reset output is asserted during power-up and whenever VCC is below the reset threshold level; for devices with WDI, reset output asserts when WDI does not receive a rising edge within the watchdog timeout period. | | |
| 10 | 8 | CLOCK | Clock Output | | |

Detailed Description

The MAX7387/MAX7388 replace ceramic resonators, crystals, and supervisory functions for microcontrollers in 3.3V and 5V applications.

The MAX7387/MAX7388 provide a clock source together with integrated reset, watchdog, and power-fail functions. The watchdog timer is pin programmable and provides watchdog timeout values in the 16ms to 2048ms range. The power-fail output provides early warning of power failure. The power-fail threshold on the MAX7388 is internally set. The MAX7387 features a programmable power-fail threshold, which is configurable to detect either an external voltage or the V_{CC} supply voltage to the device. The MAX7387 also provides a separate watchdog output that is used as a status indicator or to control safety-critical system elements.

The integrated reset and watchdog functions provide the power-supply monitoring functions necessary to ensure correct microcontroller operation. The reset circuit has built-in power-supply transient immunity and provides both power-on reset and power-fail or brownout reset functionality. Two standard factory-trimmed reset levels are available. The watchdog timer is programmable to eight individual timeout values and may be disabled for test purposes.

A power-fail function is provided for power-supply voltage monitoring and can provide advance notice of an impending power failure. Parts with power-fail input (MAX7387) monitor external power-supply voltages through an external resistive divider. Connect PFI to V_{CC} to monitor V_{CC} .

Clock Output (CLOCK)

The push-pull clock output (CLOCK) drives a ground-connected $1k\Omega$ load or a positive supply connected 500Ω load to within 300mV of either supply rail. CLOCK remains stable over the full operating voltage range and does not generate short output cycles during either power-on or power-off. A typical startup characteristic is shown in the *Typical Operating Characteristics* section.

Reset

The reset function drives the microcontroller reset input to prevent operation in the cases of the initial power-on setting, low power-supply voltages, and the failed watchdog operations. Three reset output versions are available: push-pull RST, push-pull RST, and open-drain RST. The reset timeout period (tRST) is nominally 135s.

Power-On Reset (POR)

The internal power-on reset (POR) circuit detects the power-supply voltage (V_{CC}) level at startup. The POR circuit starts the oscillator when V_{CC} exceeds the reset rising threshold level (V_{TH+}). The reset output remains asserted from the time V_{CC} crosses the V_{TH+} and continues to be asserted for the reset timeout period (t_{RST}).

Upon completion of the reset timeout, the reset output is released. See Figure 1.

Low-Voltage Lockout

The reset output asserts whenever V_{CC} drops below the reset falling threshold, V_{TH-}. The difference between the reset rising and falling threshold values is V_{TH+} - (V_{TH-}). The nominal hysteresis value is 2% of the reset rising threshold value. The reset detection circuitry provides filtering to prevent triggering on negative voltage spikes. See the *Typical Operating Characteristics* for a plot of maximum transient duration without causing a reset pulse vs. reset comparator overdrive.

Figure 1 shows the reset output (RST/RST) behavior during power-up and brownout.

Watchdog

The watchdog function provides microprocessor monitoring by requiring the microprocessor to toggle an output pin to indicate correct operation. The WDI input monitors the port signal and resets the watchdog timer on receipt of a rising edge. If an edge is not received within the required watchdog timeout period, the watchdog circuit initiates a reset cycle. The internal watchdog




Figure 1. RST/RST and PFO Behavior During Power-Up and Brownout

circuits are reset and the watchdog timer restarts at the end of the reset cycle (RST/RST output releases).

For the MAX7387, the $\overline{\text{WDO}}$ output asserts if the WDI input does not receive a rising edge within the watchdog timeout period. $\overline{\text{WDO}}$ output remains asserted until a valid edge is received on the WDI input, signifying correct microprocessor operation. The $\overline{\text{WDO}}$ output can be used as a status indicator either to the microprocessor or to an external device, such as a fault-indicating LED or sounder. The $\overline{\text{WDO}}$ output is an open-drain output. The power-up condition of the $\overline{\text{WDO}}$ output is high (not asserted).

The operation of the watchdog and reset function is illustrated in Figure 2.

The watchdog timeout period is set to one of nine possible values by pin strapping WDS1 and WDS2. Each control input has three possible values assigned by connection to GND, V_{CC}, or V_{CC}/2 (see Table 1). One of the assigned values disables the watchdog function and is intended for customer use during test. The watchdog timer is disabled while the RST/RST output is asserted.

Power Fail MAX7388 Power Fail

The power-fail function provides early warning of a power failure. The power-fail comparator threshold is internally set to 4.38V VCC rising threshold (VITH). The open-drain PFO asserts low if the VCC supply voltage drops below the VCC falling threshold value. The VCC falling threshold is nominally 2% below the VCC rising threshold.

MAX7387 Power Fail

Internal (V_{CC}) detection is configured by connecting PFI to V_{CC}. The internal V_{CC} rising threshold (V_{ITH}) is set at 4.38V. The open-drain $\overline{\text{PFO}}$ asserts low if the V_{CC} supply voltage drops below the V_{CC} falling threshold value (V_{HYST}). The V_{CC} falling threshold is nominally 2% below the V_{CC} rising threshold.

Applications Information

Interfacing to a Microcontroller Clock Input

The CLOCK output is a push-pull, CMOS logic output, which directly drives any microprocessor (μ P) or microcontroller (μ C) clock input. There are no impedance-

Table 1. Watchdog Timeout Periods

| WDS1 | WDS2 | WATCHDOG TIMEOUT PERIOD (ms) | | | |
|---------------------------|---------------------------|------------------------------|------|------|--|
| | | MIN | TYP | MAX | |
| GND | GND | 11 | 16 | 22 | |
| V _{CC} /2 = open | GND | 22 | 32 | 44 | |
| Vcc | GND | 44 | 64 | 88 | |
| GND | V _{CC} /2 = open | 88 | 128 | 177 | |
| V _{CC} /2 = open | V _{CC} /2 = open | 177 | 256 | 354 | |
| VCC | V _{CC} /2 = open | 354 | 512 | 708 | |
| GND | V _C C | 708 | 1024 | 1416 | |
| V _{CC} /2 = open | Vcc | 1416 | 2048 | 2832 | |
| Vcc | Vcc | Disabled | | | |

Note: WDS1 or WDS2 is pulled to open if left floating.




Figure 2. Watchdog Timing Diagram

3 ______*NIXI/*N

matching issues when using the MAX7387/MAX7388. Operate the MAX7387/MAX7388 and microcontroller (or other clock input device) from the same supply voltage level. Refer to the microcontroller data sheet for clock-input compatibility with external clock signals.

The MAX7387/MAX7388 require no biasing components or load capacitance. When using the MAX7387/MAX7388 to retrofit a crystal oscillator, remove all biasing components from the oscillator input.

Power-Supply Consideration

The MAX7387/MAX7388 operate with power-supply voltages in the 2.7V to 5.5V range. Power-supply decoupling is needed to maintain the power-supply rejection performance of the MAX7387/MAX7388. Bypass V_{CC} to GND with a 0.1µF surface-mount ceramic capacitor. Mount the bypass capacitor as close to the device as possible. If possible, mount the MAX7387/MAX7388 close to the microcontroller's decoupling capacitor so that additional decoupling is not required.

A larger-value bypass capacitor is recommended if the MAX7387/MAX7388 are to operate with a large capacitive

Table 2. POR Voltage

| POWER-ON RESET VOLTAGE (V _{TH}) | r |
|---|---|
| 4.38 | М |
| 3.96 | J |
| 3.44 | N |
| 3.34 | Р |
| 3.13 | Q |
| 2.89 | s |
| 2.82 | V |
| 2.5 | X |

Note: Standard values are shown in bold. Contact factory for other POR voltages.

load. Use a bypass capacitor value of at least 1000 times that of the output load capacitance.

Output Jitter

The MAX7387/MAX7388s' jitter performance is given in the *Electrical Characteristics* table as a peak-to-peak value obtained by observing the output of the device for 20s with a 500MHz oscilloscope. Jitter measurements are approximately proportional to the period of the output frequency of the device. Thus, a 4MHz part has approximately twice the jitter value of an 8MHz part.

The jitter performance of all clock sources degrades in the presence of mechanical and electrical interference. The MAX7387/MAX7388 are immune to vibration, shock, and EMI influences, and thus provide a considerably more robust clock source than crystal- or ceramic-resonator-based oscillator circuits.

Table 3. Reset Output Type

| OUTPUT TYPE | s |
|----------------|---|
| Push-pull RST | А |
| Push-pull RST | В |
| Open-drain RST | С |

Note: Standard values are shown in bold. Contact factory for other output types.

Table 4. Clock Output Frequency

| CLOCK FREQUENCY (fcLock) (MHz) | ff |
|--------------------------------|----|
| 4 | RD |
| 8 | TP |
| 12 | VB |
| 16 | WB |


Note: Contact factory for other frequencies.

Selector Guide


| PART | FREQUENCY RANGE (MHz) | RESET FUNCTION | WATCHDOG INPUT (<u>WDI)/</u> WATCHDOG OUTPUT (WDO) | POWER-FAIL INPUT (PFI)/ POWER-FAIL OUTPUT (PFO) | SPEED | PIN- PACKAGE |
|---------|--------------------------|-------------------|--|--|-------|-----------------|
| MAX7387 | 1 to 16 | Yes | Yes/yes | Yes/yes | _ | 10 μMAX |
| MAX7388 | 1 to 16 | Yes | Yes/no | No/yes | _ | 8 µMAX |
| MAX7389 | 1 to 16 | Yes | Yes/yes | _ | _ | 8 µMAX |
| MAX7390 | 1 to 16 | Yes | Yes/no | _ | Yes | 8 µMAX |
| MAX7391 | 1 to 16 | Yes | | Yes/yes | Yes | 8 µMAX |

Note: Other versions with different features are available. Refer to the MAX7389/MAX7390 and MAX7391 data sheets.

Functional Diagram



Typical Application Circuit




Chip Information

PROCESS: BICMOS


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.