
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down

- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With 0.5-mm Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1651 ... HQA PACKAGE SN74FB1651 ... PCA PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

description

The 'FB1651 contain an 8-bit and a 9-bit transceiver with a buffered clock. The clock and the transceivers are designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL-signal levels. The open-collector \overline{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \overline{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB1651 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74FB1651 is characterized for operation from 0°C to 70°C.

Function Tables

TRANSCEIVER


	INP	UTS		FUNCTION						
OEA	OEA	OEB	OEB	FUNCTION						
Х	Χ	Н	L	A data to B bus						
L	Н	Х	Х	B data to A bus						
L	Н	Н	L	\overline{A} data to B bus, \overline{B} data to A bus						
Х	Χ	L	Х	B-bus isolation						
Х	Χ	Χ	Н	D-DUS ISOIATION						
Н	Χ	Χ	Х	A hus inclution						
Х	L	X	X	A-bus isolation						

STORAGE MODE


INP	UTS	FUNCTION
LE	CLK	FUNCTION
Н	Х	Transparent
L	\uparrow	Store data
L	L	Storage



functional block diagram



functional block diagram (continued)





SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} , BIAS V _{CC} , BG V _{CC}	–0.5 V to 7 V
Input voltage range, V _I : Except B port	–1.2 V to 7 V
B port	–1.2 V to 3.5 V
Voltage range applied to any \overline{B} output in the disabled or power-off state, V_O	
Voltage range applied to any output in the high state, VO	–0.5 V to V _{CC}
Input clamp current, I _{IK} : Except B port	
B port	
Current applied to any single output in the low state, IO: A port	48 mA
B port	200 mA
Package thermal impedance, θ _{JA} (see Note 1): PCA package	33°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

			SN	154FB16	51	SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC,} BG V _{CC} , BIAS V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
V	High-level input voltage	B port	1.62		2.3	1.62		2.3	V	
VIH	nigh-level input voltage	Except B port	2	1	'A,	2			V	
\/	Low lovel input voltage	B port	0.75	3/2	1.47	0.75		1.47	V	
VIL	Low-level input voltage	Except B port		7	0.8			0.8	V	
lικ	Input clamp current			5	-18			-18	mA	
loн	High-level output current	A port	Ô	7	-3			-3	mA	
la.	Loughous output ourront	A port	0		24			24	A	
IOL	Low-level output current B port				100			100	mA	
T _A	Operating free-air temperature		-55		125	0		70	°C	

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST 00	NIDITIONS	SN	154FB16	51	SN	74FB16	51	UNIT
	PARAMETER	l lesi co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNII
V	B port	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
VIK	Except B port	V _{CC} = 4.5 V,	I _I = -40 mA			-0.5			-0.5	V
Vou	AO port	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$							٧
VOH	AO port	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.5	3.3		2.5	3.3		V
	AO port	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 24 mA		0.35	0.5		0.35	0.5	
VOL	<u></u>	V _{CC} = 4.5 V	$I_{OL} = 80 \text{ mA}$	0.75		1.1	0.75		1.1	V
	B port	vCC = 4.5 v	I_{OL} = 100 mA			1.15			1.15	
lį	Except B port	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			<u>s</u> 50			50	μΑ
I _{IH} ‡	Except B port	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V		4	50			50	μΑ
. +	Except B port	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V		4	-50			-50	
I _{IL} ‡	B port	$V_{CC} = 5.5 \text{ V},$	V _I = 0.75 V	Q		-100			-100	μΑ
lozh	AO port	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V		S	50			50	μΑ
lozL	AO port	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V	ć	9	-50			-50	μΑ
IOZPU§	AO port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$	Q		50			50	μΑ
IOZPD§	AO port	$V_{CC} = 2.1 \text{ V to } 0,$	V _O = 0.5 V to 2.7 V			-50			-50	μΑ
ЮН	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _O = 2.1 V			100			100	μΑ
los¶	A port	$V_{CC} = 5.5 \text{ V},$	VO = 0	-30		-150	-30		-150	mA
1	A port to B port	V 55V	1- 0			100			100	A
ICC	B port to A port	V _{CC} = 5.5 V,	IO = 0						120	mA
0.	Al port	V: 05V == 05V			5.5			5.5		
Ci	Control inputs	V _I = 0.5 V or 2.5 V			5.5			5.5		pF
Co	AO ports	V _O = 0.5 V or 2.5 V	1		5.5			5.5		pF
C _{io} §	B port per IEEE Std 1194.1-1991	V _{CC} = 0 to 5.5 V				5.5			5.5	pF

live-insertion specifications over recommended operating free-air temperature range

DADAB	METER		TEST CONDITIONS	SN54F	B1651	SN74F	UNIT	
PARAMETER			MIN	MAX	MIN	MAX	UNIT	
I _{CC} (BIAS V _{CC})		$V_{CC} = 0 \text{ to } 4.5 \text{ V}$	$V_B = 0 \text{ to } 2 \text{ V}, V_I \text{ (BIAS V_{CC})} = 4.5 \text{ V to } 5.5 \text{ V}$		450		450	
ICC (DIV		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	VB = 0 t0 2 V, V (BIAS VCC) = 4.5 V t0 5.5 V		4 10		10	μΑ
٧o	B port	$V_{CC} = 0$,	V_{I} (BIAS V_{CC}) = 5 V	1.62	2.1	1.62	2.1	V
		$V_{CC} = 0$,	$V_B = 1 \text{ V}, \qquad V_I \text{ (BIAS V}_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	3	,	-1		
lo	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	OEB = 0 to 0.8 V	90	100		100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V	Q'Q'	100		100	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] This parameter is warranted but not production tested.

[¶] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V	- 5 V							
			TA =	V _{CC} = 5 V, T _A = 25°C		SN54FB1651		T _A = 0°C to 70°C		-40°C 5°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN†	MAX†	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK or LE		3.3		3.3	961	3.3		3.3		ns
	Setup time	Data before LE	4.8		5.5	ρ, 1	4.8		5.5		ns
t _{su}	Setup time	Data before CLK↑	4.9		5.5		4.6		5.5		115
Ţ.,	Hold time	Data after LE	1.8		0.8		1.8		1.8		no
th	Hold time Data after CLK↑		1.1		2 1.1		1.1		1.1		ns

[†] These parameters are warranted but not production tested.

SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V.	CC = 5 V	ı				SN74F	B1651			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	T,	$T_A = 25^{\circ}C$ SN54		SN54F	B1651	T _A =		T _A = -	–40°C 5°C	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN†	MAX†		
f _{max}			150			150		150		150		MHz	
^t PLH	Al	IВ	1.8	3.7	5.3	1.8	6.6	1.8	6.2	1.8	6.3	ns	
tPHL	Al	В	2.9	4.4	6	2.9	7.3	2.9	6.6	2.9	7.2	113	
tpLH	LEAB	B	2.7	4.2	5.8	2.7	6.9	2.7	6.4	2.7	6.5	ns	
tphL	LLAB	Ь	3.5	5	6.5	3.5	7.5	3.5	7.3	3.5	7.3	113	
tplH	CLKAB	B	2.3	3.9	5.5	2.3	6.5	2.3	6	2.3	6.1	ns	
tphL	OLIVAD	Ь	2.9	4.5	6.1	2.9	6.8	2.9	6.7	2.9	6.7	113	
tplH	2CLKAB	2 <mark>CLKAB</mark>	4.6	6.9	8.8	4.6	10.7	4.6	9.9	4.6	10.2	ns	
^t PHL	2021018	ZULKAB	4.9	6.5	8.1	4.9	9.2	4.9	8.8	4.9	8.9	110	
^t PLH	<u></u>	AO	3.5	5.9	7.9	3.5	9.7	3.5	8	3.5	8.9	ns	
^t PHL	Ь	AO	2.2	3.7	5.3	2.2	6	2.2	5.7	2.2	5.8	113	
tPLH	LEBA	AO	1.8	3.2	4.6	1.8	5.4	1.8	5.1	1.8	5.2	ns	
tPHL	LLDA	AO	1.7	3	4.4	1.7	5.1	1.7	4.7	1.7	4.8	113	
tPLH	CLKBA	CLKBA	AO	1.8	3.1	4.6	1.8	5.4	1.8	5.1	1.8	5.1	ns
tPHL		AO	1.7	3.1	4.6	1.7	5.3	1.7	4.9	1.7	5	113	
tPLH	2CLKAB	2CLK	6.4	9.7	11.8	6.4	15	6.4	13.4	6.4	13.8	ns	
^t PHL	2CLKAB	ZOLK	4.1	6.9	8.9	4.1	11.2	4.1	10.3	4.1	10.5	115	
tPLH	OEB	<u></u>	2.7	4.6	6.4	2.7	7.4	2.7	6.7	2.7	7	ns	
tPHL	OEB	Ь	2.9	4.1	5.9	2.9	6.8	2.9	6.6	2.9	6.6	113	
tPLH	OEB	B	2.6	4.3	6.2	2.6	7.2	2.6	6.6	2.6	6.7	ns	
tPHL	OEB	Ь	3.4	4.6	6.4	3.4	7.2	3.4	7	3.4	7	113	
^t PZH	OEA	AO	1.4	2.9	4.4	1.4	5.3	1.4	4.9	1.4	5	ns	
tPZL	OLA	AO	1.4	2.6	4	1.4	4.9	1.4	4.6	1.4	4.7	113	
^t PHZ	OEA	AO	1.7	3.4	5.1	1.7	5.9	1.7	5.8	1.7	5.8	ns	
tpLZ	OLA	710	2.2	3.6	5	2.2	5.8	2.2	5.5	2.2	5.6	110	
^t PZH	OEA	AO	1.7	3.3	4.7	1.7	5.9	1.7	5.5	1.7	5.6	ns	
tpzL	OLA	710	1.7	3.1	4.4	1.7	5.4	1.7	5.1	1.7	5.2	110	
tPHZ	OEA	AO	1.5	2.9	4.5	1.5	5.2	1.5	5.1	1.5	5.1	ns	
t _{PLZ}	JEA	,,,	2	3.1	4.6	2	5	2	4.8	2	4.8	113	
t _t	B outputs (1.3 V	to 1.8 V)	0.9	1.7		0.3	6.8	0.5	4.6	0.5	4.6	ns	
Transition time†	AO outputs (10%	to 90%)	0.5	2		0.3	4.3	0.4	4.2	0.4	4.2	115	
B-port input pulse	rejection†		1			1		1		1		ns	

[†] These parameters are warranted but not production tested.



SCBS177I - OCTOBER 1993 - REVISED JUNE 1997

output skew characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER			V _{CC} = 5 V, T _A = 25°C			B1651	SN74F	UNIT	
			MIN	TYP	мах†	MIN	MAX†	MIN	мах†	
t _{sk(p)} ‡	Skew between drivers switching	CLK to B and 2CLKAB					MEN		4	ns
J. (P)	in any direction in the same package	CLK to B				4	0,00		1.5	
t _{sk(p)} §	Skew for any single channel tpHL-tpLH	Al to B or B to AO		1		JONG				ns
t _{sk(o)} §	Skew between drivers in the same package	Al to B or B to AO		0.5		PAO				ns

[†] These parameters are warranted but not production tested.

[‡] Skew values are applicable for CLK mode only.

[§] Skew values are applicable for through mode only.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_T \leq 2.5 \text{ ns}$, $t_f \le 2.5$ ns; BTL inputs: PRR ≤ 10 MHz, $Z_O = 50~\Omega$, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated