

STK14EC16 256Kx16 AutoStore nvSRAM

FEATURES

- 15, 25, 45 ns Read Access and R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Endurance
- 20-Year Non-volatile Data Retention
- Single 3.0V +20%, -10% Operation
- Commercial, Industrial Temperatures
- 44-pin or 54-pin 400-mil TSOPII Packages (RoHS-Compliant)
- 48-ball Fine Pitch Ball Grid Array (FBGA)

BLOCK DIAGRAM


DESCRIPTION

The Simtek STK14EC16 is a 4MB fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The Simtek nvSRAM is the highest performance, most reliable non-volatile memory available.



This is a product in development that has fixed target specifications that are subject to change pending characterization results. SIMTEK Confidential & Proprietary

www.DataSheet4U.com

Truth Table for SRAM Operations

Operating Mode	Ē	HSB	w	G	LB	UB	DQ0-DQ7	DQ8-DQ15
Standby/not selected	н	н	х	х	х	Х	High-Z	High-Z
Internal Read	L	Н	Н	Н	Х	Х	High-Z	High-Z
internal Read	L	Н	Х	Х	Н	Н	High-Z	High-Z
Lower Byte Read	L	Н	Н	L	L	н	Data Outputs Low-Z	High-Z
Upper Byte Read	L	н	Н	L	Н	L	High-Z	Data Outputs Low-Z
Word Read	L	Н	Н	L	L	L	Data Outputs Low-Z	Data Outputs Low-Z
Lower Byte Write	L	Н	L	Х	L	н	Data Inputs High-Z	High-Z
Upper Byte Write	L	н	L	Х	Н	L	High-Z	Data Inputs High-Z
Word Write	L	Н	L	Х	L	L	Data Inputs High-Z	Data Inputs High-Z



<u>STK14EC16</u>

www.DataSheet4U.com

A₀ □	1		44	□ A ₁₇	NC		$\overline{)}$	54 🗆 HSB	_	1	2	3	4	5	6	
	2		43	□ A ₁₆	NC			53 🗆 NC		\bigcirc		\frown		\bigcirc	\bigcirc	
A ₂	3		42	□ A ₁₅	A ₀ A ₁			52 🛛 A ₁₇ 51 🗋 A ₁₆			(G)	A_0	(A_1)	(A_2)		A
A3 🗆	4		41	G	A ₂	□ 5		50 A ₁₅			UB	(A ₃)	(A_4)	Ē		в
A₄ □	5		40	UB	A ₃			49 🗌 🔂			\subseteq			\subseteq		
ΕC	6		39		A ₄ E			48 □ ŪB 47 □ ĒB		(DQ_9)	(DQ ₁₀) ((A_5)	(A_6)	(DQ_1)	(DQ_2)	С
DQ₀ □	7		38] DQ ₁₅				46 DQ ₁₅			\leq	\asymp	\ge	\leq	\ge	_
DQ1	8		37] DQ ₁₄	DQ ₁			45 🗌 DQ ₁₄		(V_{SS})		A ₁₇	(A_7)			D
DQ ₂	9		36	DQ ₁₃	DQ ₂ DQ ₃			44 DQ ₁₃		(V_{cc})		VCAP	(A ₁₆)			Е
DQ3	10	(TOP)	35] DQ ₁₂	V _{cc}		(TOP)	43 □ DQ ₁₂ 42 □ V _{SS}				VCAP			VSS	-
V _{cc} □	11		34	□ V _{SS}	V _{SS}	14		41 🗆 V _{CC}			DQ ₁₃	(A_{14})	$\left(A_{15}\right)$	(DQ ₅)		F
V _{SS} □	12		33	□ V _{cc}	DQ4			40 🗌 DQ ₁₁		\leq	\leq	\ge	\ge	\leq	\ge	
DQ ₄	13		32] DQ ₁₁	DQ5 DQ6			39 DQ ₁₀		$\left(DQ_{15} \right)$	(HSB) ((A ₁₂)	(A_{13})	\overline{W}		G
	14		31] DQ ₁₀	DQ ₇			38 □ DQ ₉ 37 □ DQ ₈								н
	15		30	DQ ₉	W			36 🗌 V _{CAP}			(A_8)	A ₉)	(A ₁₀)	(A_{11})		
	16		29	DQ ₈	A ₅	-		35 🗌 A ₁₄				(TC)P)			
\overline{w}	17		28	□ V _{CAP}	A ₆ A ₇			34 🗆 A ₁₃			48-	Ball	FBG	Α		
A ₅ [18		27	□ A ₁₄	A ₈			33 □ A ₁₂ 32 □ A ₁₁								
	19			□ A ₁₃	A ₉			31 🗆 A ₁₀								
	20		25	_ A ₁₂	NC			30 🗆 NC								
A ₈ _	21		- · [_ A ₁₁	NC NC			29 □ NC 28 □ NC								
A₀ □	22		23	☐ A ₁₀				28 NC								
	44 5					E A I	D: TOC									

44-Pin TSOP-II

54-Pin TSOP-II

(See full mechanical drawings on pages 18 - 20)

PIN DESCRIPTIONS

Pin Name	I/O	Description
A ₁₇ -A ₀	Input	Address: The 18 address inputs select one of 262,144 words in the nvSRAM array
DQ ₁₅ -DQ ₀	I/O	Data: Bi-directional 16-bit data bus for accessing the nvSRAM
E	Input	Chip Enable: The active low E input selects the device
LB	Input	Byte Write Select Input: Controls DQ7-DQ0 (unselected byte will not write or read).
UB	Input	Byte Write Select Input: Controls DQ15-DQ8 (unselected byte will not write or read).
W	Input	Write Enable: The active low W enables data on the DQ pins to be written to the address location latched by the falling edge of E
G	Input	Output Enable: The active low \overline{G} input enables the data output buffers during read cycles. De-asserting \overline{G} high causes the DQ pins to tri-state.
V _{CC}	Power Supply	Power: 3.0V +20%, -10%
HSB	I/O	Hardware Store Busy: When low this output indicates a Store is in progress (also low during power up while busy). When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
V _{CAP}	Power Supply	Autostore Capacitor: Supplies power to the nvSRAM during a power loss to store data from SRAM to nonvolatile storage ele- ments.
V _{SS}	Power Supply	Ground
NC	No Connect	This pin is not connected to the die. (Do not connect in design; reserved for future use)



Preliminary

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to Ground0.5V to 4.1V
Voltage on Input Relative to V_{SS} 0.5V to (V_{CC} + 0.5V)
Voltage on DQ ₀₋₇ or $\overline{\text{HSB}}$
Temperature under Bias
Junction Temperature55°C to 140°C
Storage Temperature
Power Dissipation 1W
DC Output Current (1 output at a time, 1s duration) 15mA

TF (TSOP-II 44) PACKAGE THERMAL CHARACTERISTICS

 θ_{jc} tbd; θ_{ja} tbd [0fpm], tbd [200fpm], tbd C/W [500fpm].

UF (TSOP-II 54) PACKAGE THERMAL CHARACTERISTICS

 θ_{jc} tbd; θ_{ja} tbd [0fpm], tbd [200fpm], tbd C/W [500fpm].

BF (FBGA48) PACKAGE THERMAL CHARACTERISTICS

 θ_{jc} tbd C/W; θ_{ja} tbd [0fpm], tbd [200fpm], tbd C/W [500fpm].

DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a

www.DataSheet4U.com

Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

$(V_{CC} = 2.7V-3.6V)$

	DADAMETED	СОММ	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1}	Average V _{CC} Current		70 65 50		75 70 52	mA mA mA	t_{AVAV} = 15ns t_{AVAV} = 25ns t_{AVAV} = 45ns Dependent on output loading and cycle rate. Values obtained without output loads.
I _{CC2}	Average V _{CC} Current during STORE		6		6	mA	All Inputs Don't Care, V _{CC} = max Average current for duration of STORE cycle (t _{STORE})
I _{CC3}	Average V _{CC} Current at t _{AVAV} = 200ns 3V, 25°C, Typical		26		26	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads.
I _{CC4}	Average V _{CAP} Current during Auto Store Cycle		6		6	mA	All Inputs Don't Care Average current for duration of STORE cycle (t _{STORE})
I _{SB}	V _{CC} Standby Current (Standby, Stable CMOS Levels)		3		3	mA	$\label{eq:constraint} \begin{array}{l} \overline{E} \geq (V_{CC} \text{ -0.2V}) \\ \mbox{All Others } V_{IN} {\leq} 0.2V \mbox{ or } \geq (V_{CC} \text{ -0.2V}) \\ \mbox{Standby current level after nonvolatile} \\ \mbox{cycle complete} \end{array}$
I _{ILK}	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$
V _{IH}	Input Logic "1" Voltage	2.0	V _{CC} + 0.5	2.0	V _{CC} + 0.5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} –0.5	0.8	V _{SS} -0.5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-2mA (except HSB)
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 4mA
T _A	Operating Temperature	0	70	-40	85	°C	
V _{CC}	Operating Voltage	2.7	3.6	2.7	3.6	V	3.3V nominal
V _{CAP}	Storage Capacitance	61	134	61	180	μF	Between V_{CAP} pin and $V_{SS},$ 5V rated (Nom. 68 μF to 150 μF +20%, - 10%)
NV _C	Nonvolatile STORE operations	200		200		К	
DATA _R	Data Retention	20		20		Years	@ 55 deg C

Note: The HSB pin has I_{OUT} =-10 uA for V_{OH} of 2.4 V. This parameter is characterized but not tested.




AC TEST CONDITIONS


Input Pulse Levels 0V to 3V
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load

$\textbf{CAPACITANCE}^{b} \qquad (T_{A} = 25^{\circ}C, \text{ f} = 1.0\text{MHz})$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	7	pF	$\Delta V = 0$ to 3V
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note b: These parameters are guaranteed but not tested.








Figure 2: AC Output Loading for Tristate Specs (t_{HZ} , t_{LZ} , t_{WLQZ} , t_{WHQZ} , t_{GLQX} , t_{GHQZ})





www.DataSheet4U.com

SRAM READ CYCLES #1 & #2

www.DataSheet4U.com

		SYMBOLS			STK14	EC16-15	STK14	EC16-25	STK14EC16-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1		t _{ELQV}	t _{ACS}	Chip Enable Access Time		15		25		45	ns
2	t _{AVAV} c	t _{ELEH} c	t _{RC}	Read Cycle Time	15		25		45		ns
3	t _{AVQV} d	t _{AVQV} d	t _{AA}	Address Access Time		15		25		45	ns
4		t _{GLQV}	t _{OE}	Output Enable to Data Valid		10		12		20	ns
5		t _{BLQV}		Byte Enable to Data Valid		10		12		20	ns
6	t _{AXQX} d	t _{AXQX} d	t _{OH}	Output Hold after Address Change	3		3		3		ns
7		t _{ELQX}	t _{LZ}	Address Change or Chip Enable to Output Active	3		3		3		ns
8		t _{EHQZ} e	t _{HZ}	Address Change or Chip Disable to Output Inactive		7		10		15	ns
9		t _{BLQX}		Byte Enable to Output Active		7		10		15	ns
10		t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		ns
11		t _{GHQZ} e	t _{OHZ}	Output Disable to Output Inactive		7		10		15	ns
12		t _{BHQZ} e		Byte Enable to Output Inactive		7		10		15	ns
13		t _{ELICCH} b	t _{PA}	Chip Enable to Power Active	0		0		0		ns
14		t _{EHICCL} b	t _{PS}	Chip Disable to Power Standby		15		25		45	ns


Note c: W must be high during SRAM READ cycles.

Note d: Device is continuously selected with E and G both low, LB and UB select bytes read.


Note e: Measured \pm 200mV from steady state output voltage.

Note f: HSB must remain high during READ and WRITE cycles.

SRAM READ CYCLE #1: Address Controlled^{c,d,f}



SRAM READ CYCLE #2: \overline{E} and \overline{G} Controlled^{c,f}





STK14EC16

www.DataSheet4U.com


SRAM WRITE CYCLES #1, #2, and #3

		SYMBO	LS		PARAMETER	STK14	EC16-15	STK14	EC16-25	STK14	EC16-45	
NO.	#1	#2	#3	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
15	t _{AVAV}	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	15		25		45		ns
16	t _{WLWH}	t _{WLEH}	t _{WLBH}	t _{WP}	Write Pulse Width	10		20		30		ns
17	t _{ELWH}	t _{ELEH}	t _{ELBH}	t _{CW}	Chip Enable to End of Write	15		20		30		ns
18	t _{BLWH}	t _{BLEH}	t _{BLBH}		Byte Enable to End of Write	15		20		30		ns
19	t _{DVWH}	t _{DVEH}	t _{DVBH}	t _{DW}	Data Set-up to End of Write	5		10		15		ns
20	t _{WHDX}	t _{EHDX}	t _{BHDX}	t _{DH}	Data Hold after End of Write	0		0		0		ns
21	t _{AVWH}	t _{AVEH}	t _{AVBH}	t _{AW}	Address Set-up to End of Write	10		20		30		ns
22	t _{AVWL}	t _{AVEL}	t _{AVBL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
23	t _{WHAX}	t _{EHAX}	t _{BHAX}	t _{WR}	Address Hold after End of Write	0		0		0		ns
24	t _{WLQZ} ^{e, g}			t _{WZ}	Write Enable to Output Disable		7		10		15	ns
25	t _{WHQX}			t _{OW}	Output Active after End of Write	3		3		3		ns


Note g: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state.

Note h: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: W Controlled^{g,h}



SRAM WRITE CYCLE #2: E Controlled^{g,h}





<u>STK14EC16</u>

Preliminary

SRAM WRITE CYCLE #3: LB, UB Controlled^{g,h}

t_{AVAV} (15) Address Address Valid t_{ELBH} (17) E t_{вьвн} (18) t_{внах} (23) (22 LB, UB t_{AVBH} (21) t_{WLBH} (16) W t_{DVBH}(19 (20) Input Data Valid Data Input High Impedance Data Output


AutoStore™/POWER-UP RECALL

NO	SYM	BOLS	PARAMETER	STK1	4EC16	UNITS	NOTES
	Standard	Alternate	FARAMETER	MIN	MAX	01113	NOTES
26	t _{HRECALL}		Power-up RECALL Duration		20	ms	i
27	t _{STORE}	t _{HLHZ}	STORE Cycle Duration		12.5	ms	j
28	V _{SWITCH}		Low Voltage Trigger Level		2.65	V	
29	V _{CCRISE}		V _{CC} Rise Time	150		μS	

Note i: $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH}

Note j: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place

AutoStore™/POWER-UP RECALL



Note: Read and Write cycles will be ignored during STORE, RECALL and while V_{CC} is below V_{SWITCH}



www.DataSheet4U.com

STK14EC16

www.DataSheet4U.com


SOFTWARE-CONTROLLED STORE/RECALL CYCLE^{k.I}

STK14EC16-25 STK14EC16-15 STK14EC16-45 Symbols UNITS NO. NOTES PARAMETER G Cont^k E Cont^k Alternate MIN MAX MIN MAX MIN MAX 30 STORE/RECALL Initiation Cycle Time 15 25 45 ns t_{RC} t_{AVAV} t_{AVAV} 31 Address Set-up Time 0 0 0 ns t_{AVEL} t_{AVGL} t_{AS} 32 Clock Pulse Width 12 20 30 ns t_{ELEH} t_{GLGH} t_{CW} 33 Address Hold Time 1 1 1 ns Т t_{EHAX} t_{GHAX} 34 **RECALL** Duration 150 150 150 t_{RECALL} t_{RECALL} uS


Note k: The software sequence is clocked on the falling edge of E controlled READs or G controlled READs

Note I: The six consecutive addresses must be read in the order listed in the Software STORE/RECALL Mode Selection Table. W must be high during all six consecutive E or G controlled cycles.

SOFTWARE STORE/RECALL CYCLE: E CONTROLLED



SOFTWARE STORE/RECALL CYCLE: G CONTROLLED





<u>STK14EC16</u>

Preliminary


www.DataSheet4U.com

HARDWARE STORE CYCLE

	SYM	BOLS	PARAMETER	STK14	4EC16	UNITS	NOTES
	Standard	Alternate		MIN	MAX		
35	t _{DELAY}	t _{HLQZ}	Hardware STORE to SRAM Disabled	1	70	μS	m
36	t _{HLHX}		Hardware STORE Pulse Width	15		ns	

Note m: On a hardware STORE initiation, SRAM operation continues to be enabled for time ^tDELAY to allow read/write cycles to complete

HARDWARE STORE CYCLE




Soft Sequence Commands

NO.	SYMBOLS	PARAMETER	STK14EC16		UNITS	NOTES
	Standard		MIN	MAX		
37	t _{SS}	Soft Sequence Processing Time		70	μS	n,o

Note n: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

Note o: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.





Preliminary

MODE SELECTION

www.DataSheet4U.com

STK14EC16

Ē	w	G, UB, LB	A ₁₇ -A ₀	Mode	I/O	Power	Notes
н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x08B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active	p,q,r
L	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active	p,q,r
L	н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data Output Data	Active	p,q,r
			0x08FC0	Nonvolatile Store	Output High Z	I _{CC2}	
L	н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	p,q,r

Note p: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note q: While there are 18 addresses on the STK14EC16, only the lower 16 are used to control software modes

Note r: I/O state depends on the state of \overline{G} , \overline{UB} , and \overline{LB} . The I/O table shown assumes \overline{G} , \overline{UB} , and \overline{LB} low.



nvSRAM OPERATION

Preliminary

nvSRAM

The STK14EC16 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14EC16 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.

SRAM READ

The STK14EC16 performs a READ cycle whenever E and G are low while W and HSB are high. The address specified on pins A₀₋₁₇ determine which of the 262,144 data words will be accessed. Byte enables (UB, LB) determine which bytes are enabled to the output. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} and \overline{G} , the outputs will be valid at t_{FLOV} or at t_{GLOV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the tAVOV access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} and \overline{HSB} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ0-15 will be written into memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE. The Byte Enable inputs (UB, LB) determine which bytes are written. It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

AutoStore OPERATION

The STK14EC16 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation is a unique feature of Simtek Quantum Trap technology that is enabled by default on the STK14EC16.

During normal operation, the device will draw current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CC} . A STORE operation will be initiated with power provided by the V_{CAP} capacitor.

Figure 3 shows the proper connection of the storage capacitor (V_{CAP}) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of the capacitor. The voltage on the V_{CAP} pin is driven to 3.6V by a regulator on the chip. A pull up should be placed on \overline{W} to hold it inactive during power up.This pull-up is only effective if the \overline{W} signal




Figure 3. AutoStore Mode



www.DataSheet4U.com

is tri-state during power up. Many MPU's will tri-state their controls on power up. This should be verified when using the pullup. When the nvSRAM comes out on power-on-recall, the MPU must be active or the \overline{W} held inactive until the MPU comes out of reset.

To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.

HARDWARE STORE (HSB) OPERATION

The STK14EC16 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14EC8 will conditionally initiate a STORE operation after t_{DELAY} . An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14EC16 will continue to allow SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time, t_{DELAY} , to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

If HSB is not used, it should be left unconnected.

HARDWARE RECALL (POWER-UP)

During power up or after any low-power condition (V_{CC} < V_{SWITCH}), an internal RECALL request will be latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take t_{HRECALL} to complete.

SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14EC16 software STORE cycle is initiated by executing sequential \overline{E} controlled or \overline{G} controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed.

To initiate the software STORE cycle, the following READ sequence must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x8FC0	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence and that \overline{G} , UB, and LB are active. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of \overline{E} controlled or \overline{G} controlled READ operations must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x4C63	Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells.



After the t_{RECALL} cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements.Care must be taken so the controlling falling edge is glitch and ring free so as not to double clock the read address.

DATA PROTECTION

STK14EC16

The STK14EC16 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when V_{CC}
V_{SWITCH}.

If the STK14EC16 is in a WRITE mode (both \overline{E} and \overline{W} low) at power-up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on \overline{E} or \overline{W} is detected. This protects against inadvertent writes during power up or brown out conditions.

NOISE CONSIDERATIONS

The STK14EC16 is a high-speed memory and so must have a high-frequency bypass capacitor of 0.1 μF connected between both V_{CC} pins and V_{SS} ground plane with no plane break to chip V_{SS} . Use leads and traces that are as short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

BEST PRACTICES

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

 The non-volatile cells in this nvSRAM product are delivered from Simtek with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically complex 4-byte pattern of 46 E6 49 53 hex or more random bytes. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (i.e., repeating 4-byte pattern of 46 E6 49 53 hex) as part of the final system manufacturing test to ensure these system routines work consistently.

- Power up boot firmware routines should rewrite the nvSRAM into the desired state (autostore enabled, etc.). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).
- The autostore enabled/disabled feature will reset to "autostore enabled" on every power down event captured by the nvSRAM. The application firmware should disable autostore on each reset sequence that this behavior is desired.
- The V_{cap} value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V_{cap} value because the nvSRAM internal algorithm calculates V_{cap} charge time based on this max Vcap value. Customers that want to use a larger V_{cap} value to make sure there is extra store charge and store time should discuss their V_{cap} size selection with Simtek to understand any impact on the V_{cap} voltage level at the end of a t_{RECALL} period.

LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14EC16 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 4 shows the relationship between I_{CC} and READ/ WRITE cycle time. Worst-case current consumption is shown for commercial temperature range, V_{CC} =3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14EC16 depends on the following items:

- 1 The duty cycle of chip enable
- 2 The overall cycle rate for operations
- 3 The ratio of READs to WRITEs
- 4 The operating temperature
- 5 The V_{CC} Level
- 6 I/O Loading



www.DataSheet4U.com




Figure 4 - Current vs Cycle Time

PREVENTING AUTOSTORE

The AutoStore function can be disabled by initiating an *AutoStore Disable* sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the *AutoStore Disable* sequence, the following sequence of \overline{E} controlled or \overline{G} controlled READ operations must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x8B45	AutoStore Disable

The AutoStore can be re-enabled by initiating an *AutoStore Enable* sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the *AutoStore Enable* sequence, the following sequence of \overline{E} controlled or \overline{G} controlled READ operations must be performed:


1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x4B46	AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled, but best design practice is to set the enable or disable state during each power-up sequence and not depend on this factory default condition. Simtek recommends users configure the part completely for the specific application.



ORDERING INFORMATION

www.DataSheet4U.com



B = Plastic 48-pin FBGA (Fine Pitch Ball Grid Array)



Preliminary

Ordering Codes

Part Number 2TK14EC16-TF15 STK14EC16-TF15TR STK14EC16-TF25 STK14EC16-TF25TR STK14EC16-TF45 STK14EC16-TF45TR STK14EC16-UF15 STK14EC16-UF15TR STK14EC16-UF25 STK14EC16-UF25TR STK14EC16-UF45 STK14EC16-UF45TR STK14EC16-BF15 STK14EC16-BF15TR STK14EC16-BF25 STK14EC16-BF25TR STK14EC16-BF45 STK14EC16-BF45TR STK14EC16-TF15I STK14EC16-TF15ITR STK14EC16-TF25I STK14EC16-TF25ITR STK14EC16-TF45I STK14EC16-TF45ITR STK14EC16-UF15I STK14EC16-UF15ITR STK14EC16-UF25I STK14EC16-UF25ITR STK14EC16-UF45I STK14EC16-UF45ITR STK14EC16-BF15I STK14EC16-BF15ITR STK14EC16-BF25I STK14EC16-BF25ITR STK14EC16-BF45I STK14EC16-BF45ITR

Description

3V 4M-16b AutoStore nvSRAM TSOP44-400 3V 4M-16b AutoStore nvSRAM TSOP54-400 3V 4M-16b AutoStore nvSRAM FBGA48 3V 4M-16b AutoStore nvSRAM TSOP44-400 3V 4M-16b AutoStore nvSRAM TSOP54-400 3V 4M-16b AutoStore nvSRAM FBGA48 3V 4M-16b AutoStore nvSRAM FBGA48

Access Times

15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time 15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time 15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time 15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time 15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time 15 ns access time 15 ns access time 25 ns access time 25 ns access time 45 ns access time 45 ns access time

<u>STK14EC16</u>

www.DataSheet4U.com

Temperature Commercial Industrial Industrial



Industrial


Industrial

PACKAGE DIAGRAMS

Preliminary

www.DataSheet4U.com

54-Pin TSOPII






Preliminary

44-Pin TSOPII

STK14EC16 www.DataSheet4U.com






STK14EC16

48-Ball FBGA

www.DataSheet4U.com

Preliminary





Document Revision History

www.DataSheet4U.com

STK14EC16

Rev	Date	Change
1.0	April 2007	 Moved to Preliminary from Advance Information made clear that nominal supply is 3.3V, not 3.0V (range 2.7V to 3.6V) modified language on pin description of HSB and NC. changed ISB from 1mA to 2mA. changed lcc3 from 8mA to 26mA clarified description language of Figure 3 clarified description language of Software Recall clarified description language of Preventing Autostore corrected typo on Industrial temp range: -45 to -40
1.1	January 2008	 Made the following changes to the document page 1: revised block diagram page 3: added new 48 <u>FBGA</u> information, bock diagram, and package diagram; added pin descriptions for pins E, LB, UB, and W. page 4: added thermal characteristics. In the DC Characteristics table, revised values for l_{c22}, l_{c24}, l₅₈, V_{1H}, and V_{CAP}: and changed Industrial Max Value of V_{CAP} to 180 and revised V_{CAP} notes. Added "(except HSB)" to notes for Output Logic "1" Voltage. page 6: in SRAM Read Cycles #1 & #2 table, revised description for t_{ELQX} and t_{EHOZ} and changed Symbol #2 to ¹_{LEHF} for Read Cycle Time; updated SRAM Read Cycle #2 timing diagramand changed title to add G controlled. page 7: in SRAM Write Cycles, added symbol #3. page 8: added new SRAM Write Cycle #3. In AutoStore/Power-Up Recall table, changed max value for #27 (t_{STORE}) to 12.5. Revised AutoStore/Power-Up Recall section. page 9: in Software-Controlled Store/Recall Cycle table, revised values for t_{RECALL}; revised the notes below the Software-Controlled Store/Recall Cycle diagram. page 11: in Mode Selection table, changed column to A₁₇-A₀. In the values in this column, added a zero after each instance of "0x"; changed AutoStore Enable value to 0x04B46. page 12: in Auto-Store Operation, deleted line about V_{CAP} pin being driven to 5V by a charge pump internal to the chip. Also, Added Stefan's revised text (italics show revision): "Refer to the DC CHARACTERISTICS table for the size of the capacitor." page 13: under Hardware Store (HSB) Operation, revised first paragraph to read "The HSB pin has a very resistive pullup" page 16: in Ordering Information, Lead Finish, replaced "Sn (Matte Tin) RoHS Compliant" with "Nickel/Palladium/Gold (Ni/Pd/Au)." Also, added "B = Plastic 48-pin FBGA (Fine Pitch Ball Grid Array)" to Finish. page 17: in Ordering Codes, added ordering information for 48 FBGA and added access times

