

Features**8-bit microcontroller**

- Operating voltage: 2.4V~5.2V
- 8K×16 program ROM
- 400×8 data RAM
- 36 bidirectional I/O lines
- Interrupt input
- 16-bit programmable timer/event counter with overflow interrupts
- Watchdog timer
- On-chip crystal or RC types of oscillator
- Halt function and wake-up feature reduces power consumption
- 63 powerful instructions
- Up to a 1μs instruction cycle with a 4MHz system clock at V_{DD}=5V
- All instructions in 1 or 2 machine cycles
- 16-bit table read instruction
- 8-level subroutine nesting
- Bit manipulation instruction

Voice and melody synthesizer

- 64K×8 voice ROM
- 3/4 bit ADPCM coding algorithm
- 26 kinds of voice sampling rates
- Tone level of 4 octaves
- 14 kinds of melody beats
- Current type of D/A switch output
- Tone generator counter
- Controllable volume

Applications


- Intelligent educational toys
- High end toy controllers
- Talking alarm clocks
- Alert and warning systems
- Public address systems
- Sound effect generators

General Description


The HT82840 is 8-bit high performance microcontroller with a voice synthesizer and tone generator. They are designed for applications on multiple I/Os with sound effects. The LSIs provide 26 kinds of voice sampling rates, 4 octaves of tone level as well as a high quality of current

type D/A output. With such a flexible structure, the HT82840 is excellent for versatile voice and sound effect product applications. They also include a halt function to reduce power consumption.


Block Diagram



Pin Assignment



Pad Assignment



Chip size: 3910 × 4080 (μm)²

- * The IC substrate should be connected to VSS in the PCB layout artwork.
- * The TMR pad must be bound to VDD or VSS if it is not used.

Pad Coordinates

 Unit: μm

Pad No.	X	Y	Pad No.	X	Y
1	-1739.95	1487.65	23	1764.05	-820.75
2	-1739.95	1157.85	24	1752.45	-22.95
3	-1739.95	828.45	25	1670.15	384.55
4	-1739.95	498.65	26	1670.15	546.85
5	-1731.15	208.25	27	1670.15	709.15
6	-1739.95	-81.45	28	1670.15	871.45
7	-1739.95	-410.85	29	1670.15	1033.75
8	-1739.95	-740.65	30	1670.15	1196.05
9	-1739.95	-1070.05	31	1670.15	1358.35
10	-1739.95	-1399.85	32	1670.15	1520.65
11	-1739.95	-1735.45	33	1680.85	1774.35
12	-82.05	-1737.45	34	1405.65	1774.35
13	140.25	-1737.45	35	1129.65	1774.35
14	362.15	-1737.45	36	854.45	1774.35
15	584.45	-1737.45	37	575.25	1774.35
16	806.35	-1737.45	38	297.65	1774.35
17	1028.65	-1737.45	39	18.45	1774.35
18	1250.55	-1737.45	40	-259.15	1774.35
19	1472.85	-1737.45	41	-538.35	1774.35
20	1686.15	-1446.55	42	-813.55	1774.35
21	1677.35	-1280.35	43	-1089.55	1774.35
22	1718.25	-1112.55	44	-1364.75	1774.35

Pad Description

Pad No.	Pad Name	I/O	Mask Option	Function
1~4 37~40	PB3~PB0 PB7~PB4	I/O	Pull-high or None	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistor (mask option).
5	VSS	—	—	Negative power supply (GND)
6~9	PE0~PE3	I/O	Pull-high or None	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistor (mask option).
10	$\overline{\text{INT}}$	I	—	External interrupt schmitt trigger input with a pull-high resistor Edge triggered is activated on a high to low transition.
11	TMR	I	—	Schmitt trigger input for a timer/event counter

Pad No.	Pad Name	I/O	Mask Option	Function
12~19	PC0~PC7	I/O	Pull-high or None	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistor (mask option).
20	AUD	O	—	Audio output for driving an external transistor PMOS open drain output
21	$\overline{\text{RES}}$	I	—	Schmitt trigger reset input, active low
22	VDD	—	—	Positive power supply
23 24	OSC1 OSC2	I O	Crystal or RC	OSC1 and OSC2 connect to an RC network or crystal oscillator (determined by mask option) for an internal system clock. In the case of RC operation, an oscillation resistor connects to OSC1. OSC2 is the output terminal of a 1/4 system clock.
25~32	PD7~PD0	I/O	Pull-high or None	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistor (mask option).
33~36 41~44	PA7~PA4 PA3~PA0	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output ports Each bit can be configured as a wake-up input by mask option. Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistor (mask option).

Absolute Maximum Ratings*

Supply Voltage -0.3V to 5.5V Storage Temperature -50°C to 125°C
 Input Voltage $V_{SS}-0.3V$ to $V_{DD}+0.3V$ Operating Temperature -25°C to 70°C

*Note: These are stress ratings only. Stresses exceeding the range specified under “Absolute Maximum Ratings” may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	—	5.2	V
I _{DD1}	Operating Current (Crystal OSC)	3V	No load, f _{SYS} =4MHz	—	1.5	3	mA
		5V		—	3	5	mA
I _{DD2}	Operating Current (RC OSC)	3V	No load, f _{SYS} =4MHz	—	1.5	3	mA
		5V		—	2.5	5	mA
I _{STB1}	Standby Current (WDT Enabled)	3V	No load, system HALT	—	—	10	μA
		5V		—	—	20	μA
I _{STB2}	Standby Current (WDT Disabled)	3V	No load, system HALT	—	—	3	μA
		5V		—	—	5	μA
V _{IL}	Input Low Voltage for I/O Ports	3V	—	0	—	0.6	V
		5V	—	0	—	1.0	V
V _{IH}	Input High Voltage for I/O Ports	3V	—	2.4	—	3	V
		5V	—	4.0	—	5	V
V _{IL1}	Input Low Voltage (RES, TMR, INT)	3V	—	0	—	0.6	V
		5V	—	0	—	1.0	V
V _{IH1}	Input High Voltage (RES, TMR, INT)	3V	—	2.4	—	3	V
		5V	—	4.0	—	5	V
I _{OL1}	I/O Port Sink Current (PA, PC, PD, PE)	3V	V _{OL} =0.3V	2	4	—	mA
		5V	V _{OL} =0.5V	6	10	—	mA
I _{OH1}	I/O Port Source Current (PA, PC, PD, PE)	3V	V _{OH} =2.7V	-1	-1.5	—	mA
		5V	V _{OH} =4.5V	-2	-4	—	mA
I _{OL2}	PB Sink Current	3V	V _{OL} =0.3V	6	10	—	mA
		5V	V _{OL} =0.5V	20	25	—	mA
I _{OH2}	PB Source Current	3V	V _{OH} =2.7V	-0.5	-1	—	mA
		5V	V _{OH} =4.5V	-1	-2	—	mA
R _{PH}	Pull-high Resistance of I/O Ports & INT	3V	—	25	50	100	kΩ
		5V	—	10	30	60	kΩ
I _O	Max. AUD Output Current	3V	V _{OH} =0.6V	-1.5	-2	—	mA
		5V	V _{OH} =0.6V	-3.5	-4	—	mA

A.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
f _{SYS1}	System Clock (Crystal OSC)	3V	—	400	—	4000	kHz
		5V	—	400	—	4000	kHz
f _{SYS2}	System Clock (RC OSC)	3V	—	400	—	4000	kHz
		5V	—	400	—	4000	kHz
f _{TIMER}	Timer I/P Frequency (TMR)	3V	—	0	—	4000	kHz
		5V	—	0	—	4000	kHz
t _{WDTOSC}	Watchdog Oscillator	5V	—	31	78	140	μs
t _{WDT1}	Watchdog Timeout Period (RC)	5V	Without WDT prescaler	8	20	36	ms
t _{WDT2}	Watchdog Timeout Period (System Clock)	5V	Without WDT prescaler	—	1024	—	t _{SYS}
t _{RES}	External Reset Low Pulse Width	5V	—	1	—	—	μs
t _{INT}	Interrupt Pulse Width	5V	—	1	—	—	μs

 Note: t_{SYS}=1/f_{SYS}

Functional Description

Executive flow

The HT82840 provides a system clock which is derived from a crystal or an RC type of oscillator. The clock is internally divided into four non-overlapping clocks denoted by P1, P2, P3 and P4. An instruction cycle consists of T1~T4.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution take the next instruction cycle. The pipelining scheme causes each instruction to execute effectively in a cycle. If an instruction changes the program counter, two cycles are required to complete that instruction.

Program counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed.

The contents of the program counter are incremented by one after a program memory word is accessed to fetch an instruction code. The pro-


gram counter then points to a memory word containing the next instruction code.

The PC manipulates a program transfer by loading the address corresponding to each instruction when executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine.

The conditional skip is activated by instructions. Once the condition is satisfied, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction. Otherwise, the system will proceed with the next instructions.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into PCL performs a short jump. The destination is within 256 locations.

Once a control transfer takes place, the execution suffers from an additional dummy cycle.




Execution flow

Program memory – ROM

The program memory stores the to-be-executed program instructions. It also includes data, table and interrupt entries, addressed by the program counter along with the table pointer.

The program memory size for HT82840 is 8K×16. Certain locations in the program memory are reserved for special usage:

- Location 000H
This area is reserved for program initialization. The program always begins execution at location 000H each time the system is reset.
- Location 004H
This area is reserved for an external interrupt service program. The program begins execution at location 004H if the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full.
- Location 008H
This area is reserved for a voice sampling rate counter interrupt service program. The program begins execution at location 008H if a timer interrupt results from a sampling rate-



Program memory

counter overflow, the interrupt is enabled and the stack is not full.

- Location 00CH
This area is reserved for a timer/event counter interrupt service program. The program begins execution at location 00CH if an interrupt results from a timer/event counter overflow, the interrupt is enabled and the stack is not full.

Mode	Program Counter												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Sampling rate counter overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/event counter overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip	PC+2												
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Notes: *12~*0: Bits of program counter
#12~#0: Bits of instruction code

S12~S0: Bits of stack register
@7~@0: Bits of PCL

• Table location

Any location in the program ROM can be used as a look-up table. The instructions “TABRDC [m]” (the current page, 1 page=256 words) and “TABRDL [m]” (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined. The other bits of the table word are transferred to the lower portion of TBLH. The higher-order byte register (TBLH) of the table is read only. The table pointer (TBLP), on the other hand, is a read/write register (07H) indicating the table location. This location must be placed in TBLP before accessing the table. All the table related instructions require 2 cycles to complete an operation. These areas may function as a normal program memory depending upon the user’s requirements.

Stack register – Stack

The stack register is a special part of the memory used to save the contents of the program counter (PC). This stack is organized into 8 levels. It is neither part of the data nor program space, and cannot be read or written to. Its activated level is indexed by a stack pointer (SP) and cannot be read or written to. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. The program counter is restored to its previous value from the stack at the end of a subroutine or interrupt routine, which is signaled by a return instruction (RET or RETI). After a chip resets, SP will point to the top of the stack.

The interrupt request flag will be recorded but the acknowledgment will be inhibited when the stack is full and a non-masked interrupt takes place. After the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow and allows programmers to use the structure more easily. In a similar case, if the stack is full and a “CALL” is subsequently executed, stack overflow occurs and the first entry is lost.

Data memory – RAM

• Bank0 (BP=00H)

The data memory is further divided into two functional groups, namely, special function registers and general purpose data memories. Although most of them can be read or be written to, some are read only.


The special function registers include indirect addressing register 0 (00H), memory pointer register 0 (MP0; 01H), indirect addressing register 1 (02H), memory pointer register 1 (MP1; 03H), bank pointer register (BP; 04H), timer/event counter high byte register (TMRH; 0FH), timer/event counter low byte register (TMRL; 10H); timer/event counter control register (TMRC; 11H), program counter lower-order byte register (PCL; 06H), accumulator (ACC; 05H), table pointer (TBLP; 07H), table higher-order byte register (TBLH; 08H), status register (STATUS; 0AH), interrupt control register (INTC; 0BH), watchdog timer option setting register (WDTS; 09H), I/O registers (PA; 12H, PB; 14H, PC; 16H, PD; 18H, PE; 1AH) and I/O control registers (PAC; 13H, PBC; 15H, PCC;

Instruction(s)	Table Location												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Notes: *12~*0: Bits of table location
 @7~@0: Bits of table pointer

P12~P8: Bits of current program counter



RAM mapping

17H, PDC; 19H, PEC; 1BH). The 20H to 2FH are used for sound and tone (melody) synthesis. The function registers include a lower-order byte register (DAL; 20H) of D/A data, higher-order byte register (DAH;21H) of D/A data , volume control register (VCR; 22H), sampling rate control register (SRC; 23H), beat control register (BEAT; 28H), tempo control register (TEMPO; 29H), tone control register (TONE; 2AH) and voice ROM control register (ROMC; 2CH). The remaining space before 30H is reserved for future expansion. Reading these remaining locations will get "00H". The general purpose data memory is used for data and control information under instruction commands.

All of the areas of data memory can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i", and can also be indirectly accessed through a memory pointer register (MP0; 01H, MP1; 03H).

• Bank1 (BP=01H)

The general purpose data memory is range from 40H to FFH. All of the data memory in this region is only used by indirectly addressing through a memory pointer register 1 (MP1; 03H). If BP value is 00H, all the MP0 and MP1 are point to Bank 0 data memory.

Indirect addressing register

Location 00H and 02H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] and [02H] accesses the data memory pointed by MP0 (01H) and MP1 (03H), respectively. Indirectly reading location 00H and 02H will return the result to 00H whereas, indirectly writing it will lead to no operations. Ignoring BP value (00H or 01H), the memory pointer register 0 (MP0; 01H) is always indirectly accessing to the bank 0 data memory.

On the other hand, Ignoring BP value, user read data memory directly, ex. "MOV A, [40H]". However only Bank 0 data memory be read.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations. ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment & decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

ALU not only saves the results of a data operation but also change the status register.

Status register – STATUS

This 8-bit register (0AH) consists of a zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PD flags, bits in the status register can be altered by instructions similar to other registers. Any data written into the status

register will not change the TO or PD flag. Operations related to the status register may yield different results from those intended. The TO and PD flags can be altered only by a watchdog timer overflow, chip power-up, clearing the watchdog time or executing the “HALT” instruction.

The Z, OV, AC and C flags generally reflect the statuses of the latest operations.

The status register will not be pushed onto the stack automatically on entering the interrupt sequence or executing the subroutine call. If the status contents are important and the subroutine may corrupt the status register, the programmer must take precautions and save it properly.

Interrupt

The HT82840 provides an external interrupt in addition to two internal timer/event counter interrupts. The interrupt control register (INTC; 0BH) includes interrupt control bits to set the enable/disable and the interrupt request flags.

Labels	Bits	Function
C	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. It is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction takes place; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
PD	4	PD is cleared by a system power-up or executing the “CLR WDT” instruction. PD is set by executing the “HALT” instruction.
TO	5	TO is cleared by a system power-up or executing the “CLR WDT” or “HALT” instructions. TO is set by a WDT time-out.
—	6	Undefined, read as “0”
—	7	Undefined, read as “0”

Status register

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If an interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of INTC, allowing interrupt nesting. If the stack is full, the interrupt request will not be acknowledged till the SP is decremented, whether or not the related interrupt is enabled. If immediate service is desired, the stack has to be prevented from becoming full.

All these interrupts have a wakeup capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at the specified location(s) in the program memory. Only the program counter is pushed onto the stack. The programmer must save the contents of the register or status register (STATUS) in advance if they are altered by an interrupt service program which corrupts the desired control sequence.

External interrupts are triggered by a high to low transition of \overline{INT} . The related interrupt request flag (EIF; bit 4 of INTC) are also set. When an interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The sampling rate counter interrupt is initialized by setting a sampling rate counter interrupt request flag (SRF; bit 5 of INTC), which is caused by a timer overflow. When an interrupt is enabled, the stack is not full and the SRF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (SRF) will be reset and the EMI bit be cleared to disable further interrupts.

The internal timer/event counter interrupt is initialized by setting a timer/event counter interrupt request flag (TF; bit 6 of INTC), which is caused by a timer overflow. When an interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 0CH will occur. The related interrupt request flag (TF) will be reset and the EMI bit will be cleared to disable further interrupts.

Register	Bit No.	Label	Function
INTC (0BH)	0	EMI	Controls a master (global) interrupt (1=enabled; 0=disabled)
	1	EEI	Controls an external interrupt (1=enabled; 0=disabled)
	2	ESI	Controls a sampling rate counter interrupt (1=enabled; 0=disabled)
	3	ETI	Controls a timer/event counter interrupt (1=enabled; 0=disabled)
	4	EIF	External interrupt request flag (1=active; 0=inactive)
	5	SRF	Sampling rate counter request flag (1=active; 0=inactive)
	6	TF	Internal timer/event counter request flag (1=active; 0=inactive)
	7	-	Unused bit, read as "0"

INTC register

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the “RETI” instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from an interrupt subroutine, “RET” or “RETI” may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in an interval between the rising edges of two consecutive T2 pulses will be serviced at the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, they can be masked by resetting the EMI bit. The following table illustrates the priority of applying the simultaneous requests:


No.	Interrupt Source	Priority	Vector
a	External Interrupt	1	04H
b	Sampling Rate Counter Overflow	2	08H
c	Timer/Event Counter Overflow	3	0CH

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), sampling rate counter interrupt request flag (SRF), enable timer/event counter bit (ETI), enable external interrupt bit (EEL), enable sampling rate counter bit (ESI) and enable master interrupt bit (EMI) make up an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEL, ESI and ETI are used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, SRF, EIF) are all set, they will remain in the INTC register till the interrupts are serviced or cleared by a software instruction.

The “CALL subroutine” is preferably not used within the interrupt subroutine. This is because interrupts often occur in an unpredictable manner or required to be serviced immediately in certain applications. If only one stack is left and enabling the interrupt is not well controlled, operation of the “call” in the interrupt subroutine will damage the original control sequence.

Oscillator configuration

The HT82840 provides two kinds of oscillator circuits, namely, RC and crystal oscillators, for system clocks. Selection of the oscillator circuit type is determined by mask option. When the device enters the HALT mode, the system oscillator stops to conserve power. The system clock is later reset with an external signal.



System oscillator

If an RC type of oscillator is used, an external resistor between OSC1 and GND is required and the range of the resistance has to be from 51kΩ to 1MΩ. The system, divided by 4, is available on OSC2, which synchronizes external logic. The RC type of oscillator provides the most cost-effective solution. Nonetheless, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is demanded.

On the other hand, if a crystal type of oscillator is used instead, a crystal across OSC1 and OSC2 is required, providing feedback and phase shift for the oscillator. No other external components are needed. The resonator can replace the crystal and connects between OSC1 and OSC2 so that a frequency reference can be derived. But two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, requiring no external components. The WDT oscillator still works a period of approximately 78µs even when the system enters the power down mode and the system clock is terminated. It nonetheless can be disabled by mask option for conserving power.

Watchdog timer – WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask option. The watchdog timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. It can be disabled by mask option. After it is disabled, all executions related to WDT are ignored.

WDT is first divided by 256 (8 stages) to get a nominal time-out period of 20 ms once an internal WDT oscillator (RC type of oscillator normally with a period of 78µs) is selected. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, a longer time-out period can be attained. Writing data to WS2, WS1 and WS0 (bits 2, 1 and

0 of WDTS) can derive different time-out periods. If WS2, WS1 and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.


WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS Register

If the WDT oscillator is disabled, the WDT clock may still come from an instruction clock. It operates in the same manner except that WDT may stop counting and loses its protecting purpose in the HALT state. In this situation the logic can only be re-initialized by external logic. The high nibble and bit 3 of WDTS are reserved for user’s defined flags. The programmer may use these flags to indicate some specified statuses.

The on-chip RC oscillator (WDT OSC) is strongly recommended if the device operates in a noisy environment, since the HALT function will stop the system clock.

Overflow of the WDT under a normal operation initializes a “chip reset” and sets the status bit “TO”. It will initialize a “warm reset”, and only PC and SP are reset to zero in the HALT mode.



Watchdog timer

To clear the contents of WDT (including the WDT prescaler), three methods are adopted, namely, external reset (a low level to $\overline{\text{RES}}$), software instructions, and “HALT” instruction. The software instructions include “CLR WDT” and the other sets - “CLR WDT1” and “CLR WDT2”. Of these two types of instructions, by mask option only one can be active at a time - “CLR WDT times selection option”. If “CLR WDT” is chosen (i.e., CLRWDT times equal one), any execution of the “CLR WDT” instruction will clear WDT. In the case that “CLR WDT1” and “CLR WDT2” are selected (i.e., CLRWDT times equal two), these two instructions must be executed to clear WDT; otherwise WDT may reset the chip as a result of time-out.

Power down operation – HALT

The HALT mode is initialized by the “HALT” instruction and results in the following:

- The system oscillator is turned off but the WDT oscillator still keeps running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT and WDT prescaler are cleared and re-counted (if the clock of WDT is from the WDT oscillator).
- All the I/O ports maintain their original statuses.
- The PD flag is set and the TO flag cleared.

The system can quit the HALT mode by an external reset, interrupt, external falling edge signal on port A or WDT overflow. An external reset leads to device initialization and a WDT overflow performs a “warm reset”. The reason for chip reset can then be determined after examining the TO and PD flags. The PD flag is cleared when the system powers up or executes the “CLR WDT” instruction and set when the “HALT” instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that resets only the PC and SP. The others maintain their original statuses.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. However, if it is awakening from an interrupt, two sequences may happen. The program will resume execution at the next instruction if the related interrupt is disabled or the it is enabled but the stack is full. Nonetheless, if the interrupt is enabled and the stack is not full, a regular interrupt response takes place.

Once the wake-up event occurs, and the system clock comes from a crystal, it takes $1024 t_{\text{SYS}}$ (system clock period) to resume a normal operation. In other words, the HT82840 will insert a dummy period after the wake-up. If the system clock, on the other hand, is from an RC type of oscillator, it will continue operation. The actual interrupt subroutine execution will be delayed by one or more cycles if the wake-up results from an interrupt acknowledgment. On the other hand, it will be executed immediately after the dummy period is finished if the wake-up results in the next instruction execution.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

Reset

There are three ways in which a reset can occur:

- $\overline{\text{RES}}$ reset during normal operation
- $\overline{\text{RES}}$ reset during HALT
- WDT time-out reset during a normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a “warm reset” that resets only the PC and SP, leaving the other circuits to remain in their original states. Some registers will remain unchanged during reset conditions. Most registers are reset to the “initial condition” once the reset conditions are met. The program can distinguish between different “chip resets” by examining the PD flag and TO flag.

TO	PD	RESET Conditions
0	0	\overline{RES} reset during power-up
u	u	\overline{RES} reset during normal operation
0	1	\overline{RES} wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: “u” means “unchanged”

To guarantee that the crystal oscillator is started and stabilized, XST (Crystal Start-up Timer) provides an extra-delay by an OSC mask option. The extra-delay delays 1024 system clock pulses when the system awakes from the HALT state or from system power-up and the RES transforms low to high. XST is automatically selected if the crystal oscillator is invoked. On the other hand, it is disabled when the RC oscillator is chosen. The XST delay is added after XST is chosen and awakening from the HALT state or the system powers up.

The reset duration comes only from \overline{RES} if an RC oscillator is selected. An extra delay, on the other hand, is added during the power-up period and any wakeup from HALT only if a crystal oscillator is chosen instead.


The HT82840 provides another useful feature for purposes of testing and synchronization. Releasing \overline{RES} high will start execution if \overline{RES} keeps low long enough.

The chip reset status are shown below:

PC	0000H
Interrupt	Disabled
Prescaler	Cleared
WDT	Cleared. After a master reset, WDT begins counting.
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Point to the top of the stack.

Audio output and volume control

The HT82840 provides a current type D/A output for driving external 8Ω speaker through an external NPN transistor. The user must write the voice data to the register DAL (20H) and DAH (21H). Only 12 bits which include the high



Reset circuit

nibble of DAL and the whole byte of DAH are used. For the current type D/A output the high nibble data of DAL must be written at first, and then the DAH data is written.

There are 16 steps of volume controllable level that are provided for the current type D/A output. The user only writes the volume control data to the VCR register (22H). Only the high nibble of VCR are used. Note that writing 0H to the high nibble of VCR doesn't denote mute output. When bit 7 (SRON) of the TEMPO register (29H) is set as “1” the change of volume level is valid. The following is a table of the 16 kinds of volume level:

Code	Volume	Code	Volume
0000 xxxx	1/16	1000 xxxx	9/16
0001 xxxx	2/16	1001 xxxx	10/16
0010 xxxx	3/16	1010 xxxx	11/16
0011 xxxx	4/16	1011 xxxx	12/16
0100 xxxx	5/16	1100 xxxx	13/16
0101 xxxx	6/16	1101 xxxx	14/16
0110 xxxx	7/16	1110 xxxx	15/16
0111 xxxx	8/16	1111 xxxx	16/16

Volume Level Table

Note: “xx” means don't care

The states of the registers are summarized in the following table:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMRH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMRL	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMRC	00-0 1---	00-0 1---	00-0 1---	00-0 1---	uu-u u---
PC	0000H	0000H	0000H	0000H	0000H
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	--00 xxxx	--1u uuuu	--uu uuuu	--01 uuuu	--11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu
PEC	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu
DAL	0000 ----	0000 ----	0000 ----	0000 ----	0000 ----
DAH	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
VCR	0000 ----	0000 ----	0000 ----	0000 ----	0000 ----
SRC	--xx xxxx	--uu uuuu	--uu uuuu	--uu uuuu	--uu uuuu
BEAT	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TEMPO	00-- xxxx	00-- uuuu	00-- uuuu	00-- uuuu	00-- uuuu
TONE	0-xx xxxx	0-uu uuuu	0-uu uuuu	0-uu uuuu	0-uu uuuu


Notes “*” means “warm reset”
“u” means “unchanged”
“x” means “unknown”

Sampling rate counter

The HT82840 offers a sampling rate counter. This counter contains a 5 bit programmable count-up counter. The clock may come from 128kHz or 2kHz by code option and the clock base on 3.579545MHz system clock.

Labels	Bits	Function
SR0~SR4	0~4	To define a voice sampling rate or envelope decaying time
2K/128K	5	To define an input clock source (0=128K; 1=2K)
—	6~7	Unused bits, read as “0”

SRC Register



Sample rate counter

When the 128kHz clock is selected, 26 kinds of sampling rate are provided for a voice synthesizer. The following is a table of the 26 kinds of sampling rates:

Code	Freq.	Code	Freq.
xx00 0000	3.50kHz	xx00 1101	5.89kHz
xx00 0001	3.61kHz	xx00 1110	6.21kHz
xx00 0010	3.72kHz	xx00 1111	6.58kHz
xx00 0011	3.86kHz	xx01 0000	6.99kHz
xx00 0100	3.99kHz	xx01 0001	7.46kHz
xx00 0101	4.14kHz	xx01 0010	7.99kHz
xx00 0110	4.30kHz	xx01 0011	8.61kHz
xx00 0111	4.48kHz	xx01 0100	9.32kHz

Code	Freq.	Code	Freq.
xx00 1000	4.66kHz	xx01 0101	10.17kHz
xx00 1001	4.86kHz	xx01 0110	11.19kHz
xx00 1010	5.08kHz	xx01 0111	12.43kHz
xx00 1011	5.33kHz	xx01 1000	13.98kHz
xx00 1100	5.59kHz	xx01 1001	15.98kHz

Sampling rate Table

Note: “xx” means don’t care

On the other hand, when the 2kHz clock is chosen, 32 kinds of time periods of the envelope decay is offered. The following is a table of the envelope decay:

Code	Freq.	Code	Freq.
xx10 0000	54.6Hz	xx11 0000	109.3Hz
xx10 0001	56.4Hz	xx11 0001	116.5Hz
xx10 0010	58.3Hz	xx11 0010	124.9Hz
xx10 0011	60.3Hz	xx11 0011	134.5Hz
xx10 0100	62.4Hz	xx11 0100	145.7Hz
xx10 0101	64.7Hz	xx11 0101	158.9Hz
xx10 0110	67.2Hz	xx11 0110	174.8Hz
xx10 0111	69.9Hz	xx11 0111	194.2Hz
xx10 1000	72.8Hz	xx11 1000	218.5Hz
xx10 1001	76.0Hz	xx11 1001	249.7Hz
xx10 1010	79.5Hz	xx11 1010	291.3Hz
xx10 1011	83.2Hz	xx11 1011	349.6Hz
xx10 1100	87.4Hz	xx11 1100	437.0Hz
xx10 1101	92.0Hz	xx11 1101	582.7Hz
xx10 1110	97.1Hz	xx11 1110	874.0Hz
xx10 1111	102.8Hz	xx11 1111	1.75kHz

Envelope Decay Table

Note: “xx” means don’t care

One of the relative counter values is preloaded to the sampling rate counter after a code is written to the counter (SRC;23H). Once the sampling rate counter starts counting, it will count from its current contents to 1FH. The counter is reloaded from the sampling rate counter preload register, and generates an interrupt request flag (SRF; bit 5 of INTC) if overflow of the divide-by-1 counter occurs.

To enable a counting operation, the ON bit (SRON; bit 7 of TEMPO) of the counter should be set to 1. Overflow of the sampling rate counter is one of the wake-up sources. Writing a "0" to ESI will disable the interrupt service.


Writing data to the sampling rate preload register will also reload the data to the sampling rate counter in the case of 1F condition of the sampling rate counter. On the other hand, data written to the sampling rate counter will be kept only in the counter preload register if the counter is turned on. The sampling rate counter still goes on working till an overflow of the divide-by-1 counter occurs.

The clock is blocked to avoid errors once the sampling rate counter is read. The programmer should take the counting error into account since blocking of the clock may result in a counting error.

Timer/event counter

The HT82840 provides a timer/event counter. This timer contains a 16-bit programmable count-up counter. The clock may come from an external source or from the system clock divided by 4. Only one reference time-base is available when an internal instruction clock is selected. The external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base.

For the 16-bit timer/event counter, there are three registers related to the timer/event counter, namely, TMRH ([0FH]), TMRL ([10H]) and TMRC ([11H]). Three physical registers are mapped to the TMR location. Writing TMRL only writes the data into a low byte buffer, and writing TMRH will write the data and the content of the low byte buffer into the timer/event counter pre-



16-bit Timer/event counter

load register (16-bit) simultaneously. The timer/event counter preload register is changed by writing TMRH operations and writing TMRL will keep the timer/event counter preload register unchanged.

Reading TMRH will also latch the TMRL into the low byte buffer to avoid the false timing problem. Reading TMRL returns the content of the low byte buffer. In other words, the low byte of the timer/event counter can not be read directly. It must read the TMRH first to make the low byte content of the timer/event counter latched into the buffer.

The TM0 and TM1 bits define the operation mode. The event counting mode counts external events, indicating that the source of the clock is from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from an instruction clock. The pulse width measurement mode can be used to count a high to low level duration of an external signal (TMR). This counting is based on the instruction clock.

In the event counting or timer mode, after the timer/event counter starts counting, it will count from its current contents to FFFFH for 16-bit timer/event counter or FFH for 8-bit timer/event counter. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register and generates an interrupt request flag (TF; bit 6 of INTC).

In the pulse width measurement mode with the TON and TE bits equal to one, after TMR transition from low to high (or high to low when the TE bit is "0"), it will start counting till it returns to the original level and resets the TON. The

measured result still remains in the timer/event counter even when the activated transition re-occurs. In other words, only one cycle can be measured till TON is set. The cycle measurement will go on functioning as long as further transient pulses are received. In this operation mode, the timer/event counter starts counting not according to the logic level but to the transient edges. In the case of a counter overflow, the counter is reloaded from the timer/event counter preload register and issues an interrupt request, like the other two modes.

The timer ON bit (TON; bit 4 of TMRC) should be set to 1 to enable a counting operation. In the pulse width measurement mode, TON will be cleared automatically after the measurement cycle is completed. In the other two modes, TON can be reset only by instructions. The overflow of the timer/event counter is one of the wake-up sources. Writing a "0" to ETI will disable the interrupt service no matter what kind of operation mode is chosen.

In the case of the timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload it to the timer/event counter. Data written to the timer/event counter will however be kept in the timer/event counter preload register if the timer/event counter is turned on. It will keep on operating till an overflow occurs.

The clock will be blocked to avoid errors when the timer/event counter (reading TMR) is read. The programmer should take the counting error into account since clock blocking may result in a counting error.


Labels (TMRC)	Bits	Function
—	0~2	Unused bits, read as “0”
TE	3	To define the TMR active edge of a timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
—	5	Unused bits, read as “0”
TM0 TM1	6 7	To define the operation mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC register

Tone and melody generator

The HT82840 provides a tone frequency register (TONE; 2AH), beat frequency register (BEAT; 28H) as well as tempo frequency register (TEMPO; 29H) for generating melody and sound effects.

The chip can generate four octaves, labeled from C2[#] to C6. Desired frequencies can be obtained by first writing the related data into a tone frequency register (TONE; 2AH) and then enabling the tone counter. A Tone frequency is generated and remained if the tone counter overflows.



TONE Counter

Labels	Bits	Function
TN0~ TN3	0~3	To define the tone frequency (refer to the tone frequency table)
OCT0 OCT1	4 5	To define the 4 octave tone frequencies (refer to the tone frequency table)
—	6	Unused bit, read as “0”
TEN	7	To enable/disable the tone counter (0= disabled; 1= enabled)

TONE Register

The BEAT register counts melody beats. Bit 7 (BTO) of the BEAT register is set when the beat counter overflows. No interrupt is generated if the beat counter overflows. So bit 7 (BTO) of the BEAT register must be polled to generate correct beat frequencies. After reading the BTO status, the bit 7 should be cleared by the programmer to avoid malfunction of the next polling.

Labels	Bits	Function
B0~B6	0~6	To define the beat frequency (refer to the beat frequency table)
BTO	7	BTO is set during beat counter time-out

BEAT Register

Code	Frequency	Tone	Code	Frequency	Tone
1x00 0000	—	—	1x10 0000	—	—
1x00 0001	138.5Hz	C2 [#]	1x10 0001	553.8Hz	C4 [#]
1x00 0010	146.4Hz	D2	1x10 0010	585.7Hz	D4
1x00 0011	155.4Hz	D2 [#]	1x10 0011	621.5Hz	D4 [#]
1x00 0100	164.5Hz	E2	1x10 0100	658.1Hz	E4
1x00 0101	174.8Hz	F2	1x10 0101	699.2Hz	F4
1x00 0110	185.2Hz	F2 [#]	1x10 0110	740.9Hz	F4 [#]
1x00 0111	195.6Hz	G2	1x10 0111	782.3Hz	G4
1x00 1000	207.2Hz	G2 [#]	1x10 1000	828.7Hz	G4 [#]
1x00 1001	220.2Hz	A2	1x10 1001	880.9Hz	A4
1x00 1010	233.1Hz	A2 [#]	1x10 1010	932.3Hz	A4 [#]
1x00 1011	247.5Hz	B2	1x10 1011	990.0Hz	B4
1x00 1100	261.4Hz	C3	1x10 1100	1045.6Hz	C5
1x00 1101	—	—	1x10 1101	—	—
1x00 1110	—	—	1x10 1110	—	—
1x00 1111	—	—	1x10 1111	—	—
1x01 0000	—	—	1x11 0000	—	—
1x01 0001	279.6Hz	C3 [#]	1x11 0001	1107.7Hz	C5 [#]
1x01 0010	292.9Hz	D3	1x11 0010	1171.5Hz	D5
1x01 0011	310.8Hz	D3 [#]	1x11 0011	1243.1Hz	D5 [#]
1x01 0100	329.0Hz	E3	1x11 0100	1316.2Hz	E5
1x01 0101	349.6Hz	F3	1x11 0101	1398.4Hz	F5
1x01 0110	370.4Hz	F3 [#]	1x11 0110	1481.8Hz	F5 [#]
1x01 0111	391.2Hz	G3	1x11 0111	1564.7Hz	G5
1x01 1000	414.4Hz	G3 [#]	1x11 1000	1657.4Hz	G5 [#]
1x01 1001	440.5Hz	A3	1x11 1001	1761.8Hz	A5
1x01 1010	466.1Hz	A3 [#]	1x11 1010	1864.6Hz	A5 [#]
1x01 1011	495.0Hz	B3	1x11 1011	1980.1Hz	B5
1x01 1100	522.8Hz	C4	1x11 1100	2091.1Hz	C6
1x01 1101	—	—	1x11 1101	—	—
1x01 1110	—	—	1x11 1110	—	—
1x01 1111	—	—	1x11 1111	—	—


TONE Frequency Table

Note: “x” means don’t care

Code	Beat
1xxx xxxx	Beat time-out
0000 0000	1/24 Beat
0000 0010	1/8 Beat
0000 0011	1/6 Beat
0000 0101	1/4 Beat
0000 0111	1/3 Beat
0000 1011	1/2 Beat
0000 1111	2/3 Beat
0001 0001	3/4 Beat
0001 0111	1 Beat
0010 0011	3/2 Beat
0010 1111	2 Beats
0100 0100	3 Beats
0101 1111	4 Beats
0111 0111	5 Beats
Other codes	—

BEAT Frequency Table

Note: “—” means unknown beats



BEAT Counter

The TEMPO register counts melodies. A tempo frequency is generated after tempo data are loaded and the TEMPO counter is also enabled. The tempo determines the beat time period. When the SRON bit of TEMPO register be clear as “0”, the “TMPEN← 0” is automatic occur at the same time. That is to say, if SRON=0, TMPEN always equals “0”.

Labels	Bits	Function
TN0~TN3	0~3	To define the tempo frequency (refer to the tempo frequency table)
—	4,5	Unused bits, read as “0”
TMPEN	6	To enable/disable the tempo counter (0=disabled; 1=enabled)
SRON	7	To enable/disable the D/A output, sampling rate counter and Voice ROM (0=disabled; 1=enabled)

TEMPO Register

Code	TEMPO CLK	TEMPO BPM
0000	30.5Hz	68.3
0001	32.55Hz	72.8
0010	34.88Hz	78.0
0011	37.56Hz	84.0
0100	40.69Hz	91.0
0101	44.39Hz	99.3
0110	48.83Hz	109.3
0111	54.25Hz	121.4
1000	61Hz	136.6
1001	65.1Hz	145.7
1010	69.8Hz	156.1
1011	75.12Hz	168.1
1100	81.38Hz	182.1
1101	88.78Hz	198.6
1110	97.66Hz	218.5
1111	108.5Hz	242.8

TEMPO Frequency Table

Voice ROM

The HT82840 includes a ROM 64K×8 for storing sound and tone (melody) data. Coded data can be saved in an internal mask ROM by changing one layer of the mask after the sound and tone (melody) sources are coded by Holtek's tools.

The handshaking between the microcontroller and voice ROM is through a ROM control register (ROMC; 2CH). To enable the voice ROM, the bit 7 of the TEMPO register should be set as "1". The related ROM address has to be saved in the ROM control register first if the microcontroller attempts to read the sound or tone (melody) data in the mask ROM. The ROM is comprised by a set of address counters internally. After the microcontroller finishes reading a byte of data, its internal address counter will automatically be increased by one. In this case, reading continuous data only requires loading the starting address to the ROM control register.


The lower-order nibble is valid whereas the higher-order nibble is not valid in the ROM control register. Based on this difference, the start address has to be divided into four nibbles, and written into the ROM control register four times with respect to the divided-by-four nibbles. The lower-order nibble and higher-order nibble data can then be read back by reading twice after the sound or tone (melody) starting address is written. Every times of reading must interval at least fifty instruction cycles after the address is exchanged or fore reading. For example, if the starting address of the sound data to

be read is 0CF0H, the program of reading one byte of sound or tone (melody) data is as follows:

Read-New-Data:

```

SET          TEMPO.7
MOV A, 00H
MOV [ROMC], A;   Write the first nibble
                address
MOV A, 0FH
MOV [ROMC], A;   Write the second
                nibble address
MOV A, 0CH
MOV [ROMC], A;   Write the third
                nibble address
MOV A, 00H
MOV [ROMC], A;   Write the fourth
                nibble address
CALL DELAY;     Delay 50 instruction cycles
MOV A,[ROMC];   Read the lower-
                order nibble data
MOV [DATA], A;
MOV A,[ROMC];   Read the high-order
                nibble data
SWAPA [ACC];
ORM A,[DATA];   Combine the lower-
                order data and
                higher-order data
    
```



Input/output ports

The HT82840 includes 36 bidirectional input/output lines, labeled from PA to PC or PE which are mapped to the data memories of [12H], [14H], [16H], [18H] and [1AH], respectively. All of these I/O ports can be used as input and output operations. For input operation, these ports are non-latched, i.e., the inputs must be ready at the T2 rising edge of the instruction "MOV A,[m]" (m=12, 14, 16H, 18H or 1AH). For output operation, all the data are latched and remain unchanged till the output latch is re-written.


Each I/O line has its own control register (PAC, PBC, PCC, PDC and PEC) to control the input/output configuration. With a control register, a CMOS output or schmitt trigger input can be re-configured dynamically (i.e., on-the-fly) with or without pull-high resistor structures under a software control. To function as an input, the corresponding latch of a control register must write "1". The pull-high resistance will be automatically exhibited if the pull-high option is chosen. The input source also depends on the control register. If the bit of the control register bit "1", the input will read the pad state. If it is

"0", the contents of the latches will move to the internal bus. The latter is possible only in the "read-modify-write" instruction. For the output function, CMOS is the only configuration. These control registers are all mapped to locations 13H, 15H, 17H, 19H, 1BH. The PE hi-nibble bits are void, this four bits are read as "0".

These input/output lines stay at a high level or floating (decided by mask option) after a chip reset. Each bit of the input/output latches can be set or cleared by the "SET[m].i" and "CLR[m].i" (m=12H, 14H, 16H, 18H, 1AH) instructions.

Some instructions will first input data and then follow the output operations. For instance, "SET[m].i", "CLR[m].i", "CPL[m], and "CPLA[m]" read the entire port state into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or accumulator.

Each line of port A is capable of waking up the device. The highest four bits of port E are not physically implemented. A "0" will return to reading the highest four bits, but writing them will result with no operation.



Input/output ports


Mask option

The following table illustrates 5 kinds of mask option in the HT82840. All of them have to be defined to ensure a proper functioning system.


No.	Mask Option
1	<p>OSC type selection This option determines the selection of a system clock, whether an RC or crystal type of oscillator.</p>
2	<p>WDT source selection Three selections are provided, namely, on-chip RC oscillator, instruction clock and WDT disable.</p>
3	<p>CLRWDT times selection This option defines clearing WDT by instructions. "Once" means "CLR WDT" can clear WDT. "Twice" means WDT can be cleared only if both "CLR WDT1" and "CLR WDT2" are executed.</p>
4	<p>Wake-up selection This option defines the activity of the wake-up function. All of the external I/O pins (PA only) are capable of waking up the chip from a HALT mode.</p>
5	<p>Pull-high selection This option determines whether or not the pull-high resistance exists in the input mode of the I/O ports. Each bit of the I/O port can be independently selected.</p>

Application Circuits

RC oscillator for multiple I/O applications



Crystal oscillator for multiple I/O applications



Instruction Set Summary

Mnemonic	Description	Flag Affected
Arithmetic		
ADD A,[m]	Add data memory to ACC	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry leaving result in the data memory	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	C
Logic Operation		
AND A,[m]	AND data memory to ACC	Z
OR A,[m]	OR data memory to ACC	Z
XOR A,[m]	Exclusive-OR data memory to ACC	Z
ANDM A,[m]	AND ACC to data memory	Z
ORM A,[m]	OR ACC to data memory	Z
XORM A,[m]	Exclusive-OR ACC to data memory	Z
AND A,x	AND immediate data to ACC	Z
OR A,x	OR immediate data to ACC	Z
XOR A,x	Exclusive-OR immediate data to ACC	Z
CPL [m]	Complement data memory	Z
CPLA [m]	Complement data memory with result in ACC	Z
Increment & Decrement		
INCA [m]	Increment data memory with result in ACC	Z
INC [m]	Increment data memory	Z
DECA [m]	Decrement data memory with result in ACC	Z
DEC [m]	Decrement data memory	Z

Mnemonic	Description	Flag Affected
Rotate		
RRA [m]	Rotate data memory right with result in ACC	None
RR [m]	Rotate data memory right	None
RRCA [m]	Rotate data memory right through carry with result in ACC	C
RRC [m]	Rotate data memory right through carry	C
RLA [m]	Rotate data memory left with result in ACC	None
RL [m]	Rotate data memory left	None
RLCA [m]	Rotate data memory left through carry with result in ACC	C
RLC [m]	Rotate data memory left through carry	C
Data Move		
MOV A,[m]	Move data memory to ACC	None
MOV [m],A	Move ACC to data memory	None
MOV A,x	Move immediate data to ACC	None
Bit Operation		
CLR [m].i	Clear bit of data memory	None
SET [m].i	Set bit of data memory	None
Branch		
JMP addr	Jump unconditionally	None
SZ [m]	Skip if data memory is zero	None
SZA [m]	Skip if data memory is zero with data movement to ACC	None
SZ [m].i	Skip if bit i of data memory is zero	None
SNZ [m].i	Skip if bit i of data memory is not zero	None
SIZ [m]	Skip if increment data memory is zero	None
SDZ [m]	Skip if decrement data memory is zero	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	None
CALL addr	Subroutine call	None
RET	Return from subroutine	None
RET A,x	Return from subroutine and load immediate data to ACC	None
RETI	Return from interrupt	None
Table Read		
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	None

Mnemonic	Description	Flag Affected
Miscellaneous		
NOP	No operation	None
CLR [m]	Clear data memory	None
SET [m]	Set data memory	None
CLR WDT	Clear Watchdog timer	TO,PD
CLR WDT1	Pre-clear Watchdog timer	TO*,PD*
CLR WDT2	Pre-clear Watchdog timer	TO*,PD*
SWAP [m]	Swap nibbles of data memory	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	None
HALT	Enter power down mode	TO,PD

Notes: x: 8-bit immediate data

m: 7-bit data memory address

A: accumulator

i: 0~7 number of bits

addr: 11-bit program memory address

√: Flag(s) is affected

–: Flag(s) is unaffected

*: Flag(s) may be affected by the execution status

Instruction Definition

ADC A,[m] Add data memory and carry to accumulator
 Description The contents of the specified data memory accumulator and carry flag are added simultaneously, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

ADCM A,[m] Add accumulator and carry to data memory
 Description The contents of the specified data memory accumulator and carry flag are added simultaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

ADD A,[m] Add data memory to accumulator
 Description The contents of the specified data memory and accumulator are added. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

ADD A,x Add immediate data to accumulator
 Description The contents of the accumulator and specified data are added, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

ADDM A,[m]

Add accumulator to data memory

Description

The contents of the specified data memory and accumulator are added. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

AND A,[m]

Logical AND accumulator with data memory

Description

Data in the accumulator and specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

AND A,x

Logical AND immediate data to accumulator

Description

Data in the accumulator and specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

ANDM A,[m]

Logical AND data memory with accumulator

Description

Data in the specified data memory and accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

CALL addr Subroutine call
Description The instruction unconditionally calls a subroutine which is located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Operation Stack ← PC+1
 PC ← addr

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

CLR [m] Clear data memory
Description The contents of the specified data memory are cleared to zero.

Operation [m] ← 00H

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

CLR [m].i Clear bit of data memory
Description Bit i of the specified data memory is cleared to zero.

Operation [m].i ← 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

CLR WDT Clear watchdog timer
Description The WDT and WDT Prescaler are cleared (re-count from zero). The power down bit (PD) and time-out bit (TO) are both cleared.

Operation WDT & WDT Prescaler ← 00H
 PD & TO ← 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	0	0	-	-	-	-

CLR WDT1

Preclear watchdog timer

Description

The PD, TO flags, WDT and the WDT Prescaler are all cleared (re-count from zero) if the other preclear WDT instruction has been executed. Execution only of this instruction without the other preclear instruction sets the indicated flag, which implies that this instruction is executed and the PD and TO flags remain unchanged.

Operation

WDT & WDT Prescaler \leftarrow 00H*
 PD & TO \leftarrow 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	0*	0*	-	-	-	-

CLR WDT2

Preclear watchdog timer

Description

The PD, TO flags, WDT and the WDT Prescaler are all cleared (re-count from zero) if the other preclear WDT instruction has been executed. Execution only of this instruction without the other preclear instruction sets the indicated flag, which implies that this instruction is executed and the PD and TO flags remain unchanged.

Operation

WDT & WDT Prescaler \leftarrow 00H*
 PD & TO \leftarrow 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	0*	0*	-	-	-	-

CPL [m]

Complement data memory

Description

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa.

Operation

[m] \leftarrow $\overline{[m]}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

CPLA [m] Complement data memory place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow [\bar{m}]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

DAA [m] Decimal-Adjust accumulator for addition

Description The value of the accumulator is adjusted to a BCD (Binary Code Decimal) code. If bits 0~3 of the accumulator are greater than 9 or AC is one, six is added to the low-order nibble of the accumulator, deriving a BCD digit in the low-order nibble. Similarly, if bits 4~7 of the accumulator are greater than nine or C is one, six is added to the high-order nibble of the accumulator, generating a BCD digit in the high-order nibble. The result is stored in the data memory.

Operation If $ACC.3 \sim ACC.0 > 9$ or $AC=1$
then $([m].3 \sim [m].0) \leftarrow (ACC.3 \sim ACC.0) + 6$
else $([m].3 \sim [m].0) \leftarrow (ACC.3 \sim ACC.0)$
and
If $ACC.7 \sim ACC.4 > 9$ or $C=1$
then $([m].7 \sim [m].4) \leftarrow (ACC.7 \sim ACC.4) + 6, C=1$
else $([m].7 \sim [m].4) \leftarrow (ACC.7 \sim ACC.4), C=C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

DEC [m] Decrement data memory

Description Data in the specified data memory are decremented by one.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

DECA [m] Decrement data memory place result in the accumulator
 Description Data in the specified data memory are decremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation $PC \leftarrow PC+1$
 $PD \leftarrow 1$
 $TO \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	0	1	-	-	-	-

INC [m] Increment data memory

Description Data in the specified data memory are incremented by one.

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

INCA [m] Increment data memory-place result in accumulator

Description Data in the specified data memory are incremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

JMP addr Direct Jump
 Description Bits 0~10 of the program counter are unconditionally replaced with the directly-specified addresses, and the control is passed to this destination.
 Operation $PC \leftarrow \text{addr}$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

MOV A,[m] Move data memory to accumulator
 Description The contents of the specified data memory are copied to the accumulator.
 Operation $ACC \leftarrow [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

MOV A,x Move immediate data to accumulator
 Description The 8-bit data specified by the code is loaded into the accumulator.
 Operation $ACC \leftarrow x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

MOV [m],A Move accumulator to the data memory
 Description The contents of the accumulator are copied to the specified data memory (one of the data memory).
 Operation $[m] \leftarrow ACC$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

NOP No operation
 Description No operation is performed. Execution continues with the next instruction.
 Operation $PC \leftarrow PC+1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

OR A,[m] Logical OR accumulator with data memory
 Description Data in the accumulator and the specified data memory (one of the data memory) perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

OR A,x Logical OR immediate data to accumulator
 Description Data in the accumulator and specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

ORM A,[m] Logical OR data memory with accumulator
 Description Data in the data memory (one of the data memory) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory.
 Operation $[m] \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

RET Return from subroutine
 Description The program counter is restored from the stack. This is a two-cycle instruction.
 Operation $PC \leftarrow Stack$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RET A,x Return and place immediate data in the accumulator
 Description The program counter is restored from the stack and the accumulator is loaded with the specified 8-bit immediate data.
 Operation $PC \leftarrow Stack$
 $ACC \leftarrow x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RETI Return from interrupt
 Description The program counter is restored from the stack, and interrupts enabled by setting the EMI bit. EMI is an enable master (global) interrupt bit (bit 0; register INTC).
 Operation $PC \leftarrow Stack$
 $EMI \leftarrow 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RL [m] Rotate data memory left
 Description The contents of the specified data memory are rotated 1 bit to the left with bit 7 rotated into bit 0.
 Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].0 \leftarrow [m].7$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RLA [m] Rotate data memory to the left - then place result in the accumulator
 Description Data in the specified data memory are rotated 1-bit to the left with bit 7 rotated into bit 0, leaving the rotation result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RLC [m] Rotate data memory left through carry
 Description The contents of the specified data memory and carry flag are rotated 1-bit to the left. Bit 7 replaces the carry bit; the original carry flag is rotated to the bit 0 position.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RLCA [m] Rotate left through carry - then place result in the accumulator
 Description Data in the specified data memory and carry flag are rotated 1-bit left. Bit 7 replaces the carry bit and the original carry flag is rotated to the bit 0 position. The rotation result is stored in the accumulator but the contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RR [m] Rotate data memory to the right
 Description The contents of the specified data memory are rotated 1-bit to the right with bit 0 rotated to bit 7.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RRA [m] Rotate to the right - then place result in the accumulator

Description Data in the specified data memory are rotated 1-bit to the right with bit 0 rotated to bit 7, leaving the rotation result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i) \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RRC [m] Rotate data memory to the right through carry

Description The contents of the specified data memory and carry flag are rotated 1-bit to the right. Bit 0 replaces the carry bit; the original carry flag is rotated to the bit 7 position.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RRCA [m] Rotate to the right through carry - then place result in the accumulator
 Description Data of the specified data memory and carry flag are rotated one bit right. Bit 0 replaces the carry bit and the original carry flag is rotated to the bit 7 position. The rotation result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

SBC A,[m] Subtract data memory and carry from the accumulator
 Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator
 Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SDZ [m] Skip if decrement data memory is zero
 Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped and the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This makes a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $([m]-1)=0$, $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SDZA [m] Decrement data memory - then place result in ACC, skip if zero
 Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction, making a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $([m]-1)=0$, $ACC \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SET [m] Set data memory
 Description Each bit of the specified data memory is set to 1

Operation $[m] \leftarrow FFH$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SET [m].i Set bit of data memory
 Description Bit "i" of the specified data memory is set to 1.

Operation $[m].i \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SIZ [m] Skip if increment data memory is zero
 Description The contents of the specified data memory are incremented by one. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SIZA [m] Increment data memory - then place result in ACC, skip if zero
 Description The contents of the specified data memory are incremented by one. If the result is zero, the next instruction is skipped and the result stored in the accumulator. The data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $([m]+1)=0$, $ACC \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SNZ [m].i Skip if bit “i” of the data memory is not zero
 Description If bit “i” of the specified data memory is not zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This is a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SUB A,[m] Subtract data memory from the accumulator
 Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.
 Operation $ACC \leftarrow ACC + \overline{[m]} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator
 Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.
 Operation $[m] \leftarrow ACC + \overline{[m]} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SUB A,x Subtract immediate data from the accumulator
 Description The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.
 Operation $ACC \leftarrow ACC + \overline{x} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SWAP [m] Swap nibbles within the data memory
 Description The low-order and high-order nibbles of the specified data memory (one of the data memory) are interchanged.
 Operation $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SWAPA [m] Swap data memory - then place result in the accumulator
 description The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.
 Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$
 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SZ [m] Skip if data memory is zero
 Description If the contents of the specified data memory are zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.
 Operation Skip if [m]=0
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SZA [m] Move data memory to ACC, skip if zero
 Description The contents of the specified data memory are copied to the accumulator. If the contents are zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.
 Operation Skip if [m]=0
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SZ [m].i Skip if bit “i” of the data memory is zero
 Description If bit “i” of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

TABRDC [m] Move ROM code (current page) to TBLH and to the data memory
 Description The low byte of the ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte is transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
 TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

TABRDL [m] Move ROM code (last page) to TBLH and to the data memory
 Description The low byte of the ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte is transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
 TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

XOR A,[m] Logical XOR accumulator with data memory
 Description Data in the accumulator and indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator.

Operation ACC ← ACC “XOR” [m]

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

XORM A,[m]

Logical XOR data memory with accumulator

Description

Data in the indicated data memory and accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The zero flag is affected.

Operation

$[m] \leftarrow \text{ACC} \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

XOR A,x

Logical XOR immediate data to the accumulator

Description

Data in the the accumulator and specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The zero flag is affected.

Operation

$\text{ACC} \leftarrow \text{ACC} \text{ "XOR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-