

NPN SILICON TRANSISTOR

NPN SILICON POWER TRANSISTORS

DESCRIPTION

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE.

FEATURES

- * V_{CEO(SUS)}= 400 V
- * Reverse bias SOA with inductive loads @ T_C = 100°C
- * Inductive switching matrix 2 to 4 Amp, 25 and 100°C
- . . . t_C @ 3A, 100°C is 180 ns (Typ)
- * 700V blocking capability
- * SOA and switching applications information


APPLICATIONS

- * Switching regulator's, inverters
- * Motor controls
- * Solenoid/Relay drivers
- * Deflection circuits

ORDERING INFORMATION

Ordering	Deekege	Pin Assignment			Deaking		
Lead Free	Halogen Free	Package	1	2	3	Packing	
MJE13005L-x-T60-K	MJE13005G-x-T60-K	TO-126	В	С	Е	Bulk	
MJE13005L-x-TA3-T	MJE13005G-x-TA3-T	ТО-220 В С Е		Tube			
MJE13005L-x-TF3-T	MJE13005G-x-TF3-T	TO-220F	В	С	Е	Tube	
MJE13005L-x-TQ3-R	MJE13005G-x-TQ3-R	TO-263	В	С	Е	Tape Reel	
MJE13005L-x-TQ3-T	MJE13005G-x-TQ3-T	TO-263	В	С	Е	Tube	

MJE13005L-x-T60-K (1)Packing Type (2)Package Type (3)Rank (4)Lead Free	 (1)T: Tube, K: Bulk, R: Tape Reel (2) T60: TO-126, TA3: TO-220, TF3: TO-220F, TQ3: TO-263 (3) x: refer to Classification of h_{FE1} (4) G: Halogen Free, L: Lead Free
--	--



■ ABSOLUTE MAXIMUM RATINGS

PARAMETE	SYMBOL	RATINGS	UNIT		
Collector-Emitter Voltage			400	V	
Collector-Base Voltage		V _{CEO(SUS)} V _{CBO}	700	V	
Emitter Base Voltage		V _{EBO}	9	V	
	Continuous	Ι _C	4	Α	
Collector Current	Peak (1)	I _{CM}	8	Α	
Dees Ourrent	Continuous	Ι _Β	2	Α	
Base Current	Peak (1)	I _{BM}	4	Α	
	Continuous	Ι _Ε	6	Α	
Emitter Current	Peak (1)	I _{EM}	12	Α	
	TO-126/TO-220F		40	14/	
Power Dissipation at T _A =25°C	TO-220/TO-263		75	W	
Denete chasse 25%	TO-126/TO-220F	PD	320		
Derate above 25°C	TO-220/TO-263		600	mW/°C	
Operating and Storage Junction Ter	T_J , T_STG	-65 ~ +150	°C		

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

THERMAL DATA

PARA	METER	SYMBOL	RATINGS	UNIT
lupation to Ambient	TO-126/TO-220F	0	28.125	°C 1.11
Junction to Ambient	TO-220/TO-263	θ_{JA}	62.5	°C/W
lunction to Coop	TO-126/TO-220F	0	3.125	°C 1.1/
Junction to Case	TO-220/TO-263	θ _{JC}	1.67	°C/W

ELECTRICAL CHARACTERISTICS (T_c=25°C, unless otherwise specified)

PARAMETER	SYMBOL	DL TEST CONDITIONS		TYP	MAX	UNIT
OFF CHARACTERISTICS (Note 1)						
Collector-Emitter Sustaining Voltage	V _{CEO(SUS)}	I _C =10mA , I _B =0	400			V
		V _{CBO} =Rated Value, V _{BE(OFF)} =1.5 V			1	
Collector Cutoff Current	I _{CBO}	V _{CBO} =Rated Value, V _{BE(OFF)} =1.5V,				mA
		T _c =100°C			5	
Emitter Cutoff Current	I _{EBO}	$V_{EB}=9V, I_{C}=0$			1	mA
SECOND BREAKDOWN						
Second Breakdown Collector Current				6	oo Eig	11
with bass forward biased	I _{S/B}			3	ee Fig.	11
Clamped Inductive SOA with Base	RBSOA			6	oo Eig	10
Reverse Biased	RESUA			3	ee Fig.	12



■ ELECTRICAL CHARACTERISTICS(Cont.)

	0.445.01		MIN	T) (D		
PARAMETER	SYMBOL	YMBOL TEST CONDITIONS		TYP	MAX	UNIT
ON CHARACTERISTICS (Note 1)						-
	h _{FE1}	I _C =0.5A, V _{CE} =5V	15		50	
DC Current Gain	h _{FE2}	I _C =1A, V _{CE} =5V	10		60	
	h _{FE3}	I _C =2A, V _{CE} =5V	8		40	
		I _C =1A, I _B =0.2A			0.5	V
Collector Emitter Seturation Voltage	V	I _C =2A, I _B =0.5A			0.6	V
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	I _C =4A, I _B =1A			1	V
		I _C =2A, I _B =0.5A, Ta=100°C			1	V
Base-Emitter Saturation Voltage	V _{BE (SAT)}	I _C =1A, I _B =0.2A			1.2	V
		I _C =2A, I _B =0.5A			1.6	V
		I _C =2A, I _B =0.5A, T _C =100°C			1.5	V
DYNAMIC CHARACTERISTICS						
Current-Gain-Bandwidth Product	f⊤	I _C =500mA, V _{CE} =10V, f=1MHz	4			MHz
Output Capacitance	C _{OB}	V _{CB} =10V, I _E =0, f=0.1MHz		65		pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	t _D			0.025	0.1	μs
Rise Time	t _R	V _{CC} =125V, I _C =2A, I _{B1} =I _{B2} =0.4A,		0.3	0.7	μs
Storage Time	ts	t _P =25µs, Duty Cycle≤1%		1.7	4	μs
Fall Time	t _F			0.4	0.9	μs

Note: 1. Pulse Test: Pulse Width=5ms, Duty Cycle≤10%


2. Pulse Test: P_W=300µs, Duty Cycle≤2%



NPN SILICON TRANSISTOR


CLASSIFICATION OF h_{FE1}

RANK	Α	В	С	D	E
RANGE	15 ~ 20	20 ~ 25	25 ~ 30	30 ~ 40	40 ~ 50



NPN SILICON TRANSISTOR

RESISTIVE SWITCHING PERFORMANCE



1 Transient Thermal Resistance, r(t) (Normalized) H 0.7 D=0.5 0.5 + 0.3 0.2 0.2 ⁻0.'1 0.1 Р (РК) 0.05 Zeuc(t)=r(t) Reuc Reuc=1.67°C/W MAX 0.07 T 0.05 D CURVES APPLY FOR POWER PULSE TRAIN SHOWN 0.02 0.03 t1 I∙ READ TIME AT t1 - t2 · 0.02 0.01 Tj(pk)-TC=P(pk) ZUJC(t) DUTY CYCLE, D=t1/t2 SINGLE PULSE 0.01 20 50 10 0 0.02 0.05 0.2 2 5 50 0.1 10 0.5 1 20 1k 0.01 0 0 Time, t (ms)






Fig. 5 Reverse Bias Switching Safe Operating Area



Collector-Emitter Clamp Voltage, VCE (V)



RESISTIVE SWITCHING PERFORMANCE





SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_{C}-V_{CE}$ limits of the transistor that must be observed for reliable operation; e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Fig. 4 is based on $T_C = 25^{\circ}C$; $T_{J(PK)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Fig. 4 may be found at any case temperature by using the appropriate curve on Fig. 6.

 $T_{J(PK)}$ may be calculated from the data in Fig. 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 5 gives the complete RBSOA characteristics.



NPN SILICON TRANSISTOR

TYPICAL CHARACTERISTICS





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

