

74F569

4-Bit Bidirectional Counter with TRI-STATE® Outputs

General Description

The 'F569 is a fully synchronous, reversible counter with TRI-STATE outputs. The 'F569 is a binary counter, featuring preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output

Enable (\bar{OE}) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

Features

- Synchronous counting and loading
- Lookahead carry capability for easy cascading
- Preset capability for programmable operation
- TRI-STATE outputs for bus organized systems


Ordering Code:

See Section 11


Commercial	Package Number	Package Description
74F569PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
74F569SC (Note 1)	M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F569SJ (Note 1)	M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Logic Symbols




TL/F/9565-1



TL/F/9565-11

Connection Diagram

Pin Assignment
for DIP, SOIC



TL/F/9565-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I _{OH} /I _{OL} Output I _{OH} /I _{OL}
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 μA/-1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/-1.2 mA
U/D	Up/Down Count Control Input	1.0/1.0	20 μA/-0.6 mA
OE	Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
O ₀ -O ₃	TRI-STATE Parallel Data Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA
CC	Clocked Carry Output (Active LOW)	50/33.3	-1 mA/20 mA

Functional Description

The 'F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occurs synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs—Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

The 'F569 uses edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum

(15) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multi-stage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs O₀-O₃ are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O₀-O₃ to the High Z state but does not prevent counting, loading or resetting.

Logic Equations

Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot PE$

Up: $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$

Down: $TC = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (Down) \cdot \overline{CET}$

CC Truth Table

Inputs					Output	
SR	PE	CEP	CET	\overline{TC}^*	CP	CC
L	X	X	X	X	X	H
X	L	X	X	X	X	H
X	X	H	X	X	X	H
X	X	X	H	X	X	H
X	X	X	X	H	X	H
H	H	L	L	L	↑↓	↑↓

* \overline{TC} is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

↑↓ = HIGH-to-LOW-to-HIGH Clock Transition


Mode Select Table

Inputs						Operating Mode
MR	SR	PE	CEP	CET	U/D	
L	X	X	X	X	X	Asynchronous Reset
H	L	X	X	X	X	Synchronous Reset
H	H	L	X	X	X	Parallel Load
H	H	H	H	X	X	Hold
H	H	H	X	H	X	Hold
H	H	H	L	L	H	Count Up
H	H	H	L	L	L	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial



TL/F/9565-5


FIGURE 1: Multistage Counter with Ripple Carry

7



TL/F/9565-6

FIGURE 2: Multistage Counter with Lookahead Carry


State Diagram

TL/F/9565-8

■ 6501122 0082570 590 ■

7-420

Logic Diagram



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9665-10

6501122 0082571 427

7-421

Absolute Maximum Ratings (Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
TRI-STATE Output	−0.5V to +5.5V

Current Applied to Output
in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating
Conditions**

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		−1.2		V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.7 2.7		V	Min	I _{OH} = −1 mA (T _C , C _C , O _n) I _{OH} = −3 mA (O _n) I _{OH} = −1 mA (T _C , C _C , O _n) I _{OH} = −3 mA (O _n)
V _{OL}	Output LOW Voltage	74F 10% V _{CC} 74F 10% V _{CC}		0.5 0.5	V	Min	I _{OL} = 20 mA (T _C , C _C) I _{OL} = 24 mA (O _n)
I _{IH}	Input HIGH Current	74F		5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V _{IN} = 7.0V
I _{CEx}	Output HIGH Leakage Current	74F		50	μA	Max	V _{OUT} = V _{CC} (T _C , C _C , O _n)
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6 −1.2	mA	Max	V _{IN} = 0.5V (P _n , CEP, CP, U/D, OE, MR, SR) V _{IN} = 0.5V (PE, CET)

DC Electrical Characteristic (Continued)

Symbol	Parameter	74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
I _{OZH}	Output Leakage Current			50	μA	Max	V _{OUT} = 2.7V (O _n)
I _{OZL}	Output Leakage Current			-50	μA	Max	V _{OUT} = 0.5V (O _n)
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V (TC, CC, O _n)
I _{ZZ}	Bus Drainage Test			500	μA	0.0V	V _{OUT} = 5.25V (O _n)
I _{CCH}	Power Supply Current	45	67		mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current	45	67		mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current	45	67		mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.		
		TA = +25°C V _{CC} = +5.0V C _L = 50 pF			TA, V _{CC} = Com C _L = 50 pF					
		Min	Typ	Max	Min	Max				
t _{max}	Maximum Clock Frequency	90			70		MHz	2-1		
t _{PLH} t _{PHL}	Propagation Delay CP to O _n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	9.5 13.0	ns	2-3		
t _{PLH} t _{PHL}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 12.5	5.5 4.0	17.5 13.0	ns	2-3		
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 6.0	6.5 11.0	2.5 2.5	7.0 12.0	ns	2-3		
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 8.0	11.5 12.0	3.5 4.0	12.5 13.0	ns	2-3		
t _{PLH} t _{PHL}	Propagation Delay CP to CC	2.5 2.0	5.5 4.5	7.0 6.0	2.0 2.0	8.0 7.0	ns	2-3		
t _{PLH} t _{PHL}	Propagation Delay CEP, CET to CC	2.5 4.0	5.0 8.5	6.5 11.0	2.0 4.0	7.5 12.5	ns	2-3		
t _{PHL}	Propagation Delay MR to O _n	5.0	10.0	13.0	5.0	14.5	ns	2-3		
t _{PZH} t _{PZL}	Output Enable Time OE to O _n	2.5 3.0	5.5 6.0	8.0 9.0	2.5 3.0	8.5 10.0	ns	2-5		
t _{PZH} t _{PLZ}	Output Disable Time OE to O _n	1.5 2.0	5.0 4.5	7.0 6.0	1.5 2.0	8.0 7.0				

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.		
		TA = +25°C VCC = +5.0V		TA, VCC = Com					
		Min	Max	Min	Max				
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW P _n to CP	4.0 4.0		4.5 4.5		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW P _n to CP	3.0 3.0		3.5 3.5					
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW C _E P or C _E T to CP	7.0 5.0		8.0 6.5		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW C _E P or C _E T to CP	0 0.5		0 0.5					
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW P _E to CP	8.0 8.0		9.0 9.0		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW P _E to CP	0.0 0		1.0 0					
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW U/D to CP	11.0 7.0		12.5 8.5		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW U/D to CP	0 0		0 0'					
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW S _R to CP	10.5 8.5		11.0 9.5		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW S _R to CP	0 0		0 0					
t _{w(H)} t _{w(L)}	CP Pulse Width, HIGH or LOW	4.0 7.0		4.5 8.0		ns	2-4		
t _{w(L)}	MR Pulse Width, LOW	4.5		6.0					
t _{rec}	M _R Recovery Time	6.0		8.0		ns	2-6		