


## Features

- 25 ns and 45 ns access times
- Internally organized as 128 K × 8 (CY14V101LA) or 64 K × 16 (CY14V101NA)
- Hands off automatic STORE on power down with only a small capacitor
- STORE to QuantumTrap non-volatile elements initiated by software, device pin, or AutoStore on power down
- RECALL to SRAM initiated by software or power up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Core  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ; I/O  $V_{CCQ} = 1.65\text{ V to }1.95\text{ V}$
- Industrial temperature
- 48-ball fine-pitch ball grid array (FBGA) package
- Pb-free and restriction of hazardous substances (RoHS) compliance

## Functional Description

The Cypress CY14V101LA/CY14V101NA is a fast static RAM, with a non-volatile element in each memory cell. The memory is organized as 128 K bytes of 8 bits each or 64 K words of 16 bits each. The embedded non-volatile elements incorporate QuantumTrap technology, producing the world's most reliable non-volatile memory. The SRAM provides infinite read and write cycles, while independent non-volatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the non-volatile elements (the STORE operation) takes place automatically at power down. On power-up, data is restored to the SRAM (the RECALL operation) from the non-volatile memory. Both the STORE and RECALL operations are also available under software control.

## Logic Block Diagram [1, 2, 3]




### Notes

1. Address  $A_0$ – $A_{16}$  for × 8 configuration and Address  $A_0$ – $A_{15}$  for × 16 configuration.
2. Data  $DQ_0$ – $DQ_7$  for × 8 configuration and Data  $DQ_0$ – $DQ_{15}$  for × 16 configuration.
3. BHE and BLE are applicable for × 16 configuration only.

## Contents

|  |           |  |           |
|--|-----------|--|-----------|
| <b>Pinouts</b> .....                       | <b>3</b>  | <b>AC Switching Characteristics</b> .....            | <b>11</b> |
| <b>Pin Definitions</b> .....               | <b>3</b>  | SRAM Read Cycle .....                                | 11        |
| <b>Device Operation</b> .....              | <b>4</b>  | SRAM Write Cycle .....                               | 11        |
| <b>SRAM Read</b> .....                     | <b>4</b>  | <b>Switching Waveforms</b> .....                     | <b>11</b> |
| <b>SRAM Write</b> .....                    | <b>4</b>  | <b>AutoStore/Power-up RECALL</b> .....               | <b>14</b> |
| <b>AutoStore Operation</b> .....           | <b>4</b>  | <b>Switching Waveforms</b> .....                     | <b>14</b> |
| <b>Hardware STORE Operation</b> .....      | <b>4</b>  | <b>Software Controlled STORE/RECALL Cycle</b> .....  | <b>15</b> |
| <b>Hardware RECALL (Power-Up)</b> .....    | <b>5</b>  | <b>Switching Waveforms</b> .....                     | <b>15</b> |
| <b>Software STORE</b> .....                | <b>5</b>  | <b>Hardware STORE Cycle</b> .....                    | <b>16</b> |
| <b>Software RECALL</b> .....               | <b>5</b>  | <b>Switching Waveforms</b> .....                     | <b>16</b> |
| <b>Preventing AutoStore</b> .....          | <b>6</b>  | <b>Truth Table For SRAM Operations</b> .....         | <b>17</b> |
| <b>Data Protection</b> .....               | <b>6</b>  | <b>Ordering Information</b> .....                    | <b>18</b> |
| <b>Noise Considerations</b> .....          | <b>6</b>  | Ordering Code Definitions .....                      | 18        |
| <b>Best Practices</b> .....                | <b>7</b>  | <b>Package Diagrams</b> .....                        | <b>19</b> |
| <b>Maximum Ratings</b> .....               | <b>8</b>  | <b>Acronyms</b> .....                                | <b>20</b> |
| <b>Operating Range</b> .....               | <b>8</b>  | <b>Document Conventions</b> .....                    | <b>20</b> |
| <b>DC Electrical Characteristics</b> ..... | <b>8</b>  | Units of Measure .....                               | 20        |
| <b>Data Retention and Endurance</b> .....  | <b>9</b>  | <b>Document History Page</b> .....                   | <b>21</b> |
| <b>Capacitance</b> .....                   | <b>9</b>  | <b>Sales, Solutions, and Legal Information</b> ..... | <b>22</b> |
| <b>Thermal Resistance</b> .....            | <b>9</b>  | Worldwide Sales and Design Support .....             | 22        |
| <b>AC Test Loads</b> .....                 | <b>10</b> | Products .....                                       | 22        |
| <b>AC Test Conditions</b> .....            | <b>10</b> | PSoC Solutions .....                                 | 22        |

## Pinouts

**Figure 1. Pin Diagram – 48-ball FBGA**


## Pin Definitions

| Pin Name                          | I/O Type     | Description   |
|-----------------------------------|--------------|---|
| A <sub>0</sub> -A <sub>16</sub>   | Input        | Address inputs. Used to select one of the 131,072 bytes of the nvSRAM for × 8 configuration.  |
| A <sub>0</sub> -A <sub>15</sub>   |              | Address inputs. Used to select one of the 65,536 words of the nvSRAM for × 16 configuration.  |
| DQ <sub>0</sub> -DQ <sub>7</sub>  | Input/Output | Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.   |
| DQ <sub>0</sub> -DQ <sub>15</sub> |              | Bidirectional data I/O lines for × 16 configuration. Used as input or output lines depending on operation.  |
| WE                                | Input        | Write enable input, active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location.   |
| $\overline{CE}$                   | Input        | Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.   |
| $\overline{OE}$                   | Input        | Output enable, active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tri-stated on deasserting OE HIGH.  |
| $\overline{BHE}$                  | Input        | Byte high enable, active LOW. Controls DQ <sub>15</sub> -DQ <sub>8</sub> .  |
| $\overline{BLE}$                  | Input        | Byte low enable, active LOW. Controls DQ <sub>7</sub> -DQ <sub>0</sub> .  |
| V <sub>SS</sub>                   | Ground       | Ground for the device. Must be connected to the ground of the system.   |
| V <sub>CC</sub>                   | Power supply | Power supply inputs to the core of the device.  |
| V <sub>CCQ</sub>                  | Power supply | Power supply inputs for the inputs and outputs of the device.   |
| $\overline{HSB}$                  | Input/Output | Hardware STORE busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW, external to the chip, it initiates a non-volatile STORE operation. After each hardware and software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). |
| V <sub>CAP</sub>                  | Power supply | AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to non-volatile elements.   |
| NC                                | No connect   | No connect. This pin is not connected to the die.   |

### Notes

- Address expansion for 2-Mbit. NC pin not connected to die.
- Address expansion for 4-Mbit. NC pin not connected to die.
- Address expansion for 8-Mbit. NC pin not connected to die.

## Device Operation

The CY14V101LA/CY14V101NA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a non-volatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the non-volatile cell (the STORE operation), or from the non-volatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14V101LA/CY14V101NA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the non-volatile cells and up to 1 million STORE operations. Refer to the [Truth Table For SRAM Operations on page 17](#) for a complete description of read and write modes.

## SRAM Read

The CY14V101LA/CY14V101NA performs a read cycle when  $\overline{CE}$  and  $\overline{OE}$  are LOW and  $\overline{WE}$  and  $\overline{HSB}$  are HIGH. The address specified on pins  $A_{0-16}$  or  $A_{0-15}$  determines which of the 131,072 data bytes or 65,536 words of 16 bits each are accessed. Byte enables ( $\overline{BHE}$ ,  $\overline{BLE}$ ) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH, or  $\overline{WE}$  or  $\overline{HSB}$  is brought LOW.

## SRAM Write

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_{0-15}$  are written into the memory if the data is valid  $t_{SD}$  before the end of a  $\overline{WE}$ -controlled write or before the end of a  $\overline{CE}$ -controlled write. The Byte Enable inputs ( $\overline{BHE}$ ,  $\overline{BLE}$ ) determine which bytes are written, in the case of 16-bit words. Keep  $\overline{OE}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{WE}$  goes LOW.

## AutoStore Operation

The CY14V101LA/CY14V101NA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by  $\overline{HSB}$ ; Software STORE activated by an address sequence; AutoStore on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14V101LA/CY14V101NA.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$  the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.


**Note** If a capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in [Preventing](#)

[AutoStore on page 6](#). If AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

[Figure 2](#) shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to [DC Electrical Characteristics on page 8](#) for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place a pull-up on  $\overline{WE}$  to hold it inactive during power up. This pull-up is only effective if the  $\overline{WE}$  signal is tristate during power up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary non-volatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The  $\overline{HSB}$  signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 2. AutoStore Mode



## Hardware STORE Operation

The CY14V101LA/CY14V101NA provides the  $\overline{HSB}$  pin to control and acknowledge the STORE operations. Use the  $\overline{HSB}$  pin to request a Hardware STORE cycle. When the  $\overline{HSB}$  pin is driven LOW, the CY14V101LA/CY14V101NA conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The  $\overline{HSB}$  pin also acts as an open drain driver (internal 100 kOhm weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{HSB}$  is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 kOhm pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14V101LA/CY14V101NA. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14V101LA/CY14V101NA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{\text{LZHSB}}$  time after  $\overline{\text{HSB}}$  pin returns HIGH. Leave the HSB unconnected if it is not used.

### Hardware RECALL (Power-Up)

During power up or after any low power condition ( $V_{\text{CC}} < V_{\text{SWITCH}}$ ), an internal RECALL request is latched. When  $V_{\text{CC}}$  again exceeds the sense voltage of  $V_{\text{SWITCH}}$ , a RECALL cycle is automatically initiated and takes  $t_{\text{HRECALL}}$  to complete. During this time, HSB is driven LOW by the HSB driver.

### Software STORE

Data is transferred from the SRAM to the non-volatile memory by a software address sequence. The CY14V101LA/CY14V101NA Software STORE cycle is initiated by executing sequential  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous non-volatile data is first performed, followed by a program of the non-volatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x8FC0 Initiate STORE Cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from the non-volatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x4C63 Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the non-volatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the non-volatile elements.

**Table 1. Mode Selection**

| $\overline{\text{CE}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | $\overline{\text{BHE}}, \overline{\text{BLE}}^{[7]}$ | $\text{A}_{15}\text{-A}_0^{[8]}$                         | Mode  | I/O  | Power                 |
|------------------------|------------------------|------------------------|--|--|---|--|-----------------------|
| H                      | X                      | X                      | X  | X  | Not selected  | Output High Z  | Standby               |
| L                      | H                      | L                      | L  | X  | Read SRAM   | Output data  | Active                |
| L                      | L                      | X                      | L  | X  | Write SRAM  | Input data   | Active                |
| L                      | H                      | L                      | X  | 0x4E38<br>0xB1C7<br>0x83E0<br>0x7C1F<br>0x703F<br>0x8B45 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>AutoStore<br>Disable | Output data<br>Output data<br>Output data<br>Output data<br>Output data<br>Output data | Active <sup>[9]</sup> |

**Notes**

7.  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are applicable for x16 configuration only.
8. While there are 17 address lines on the CY14V101LA (16 address lines on the CY14V101NA), only the 13 address lines ( $\text{A}_{14}\text{-A}_2$ ) are used to control software modes. Rest of the address lines are don't care.
9. The six consecutive address locations must be in the order listed.  $\overline{\text{WE}}$  must be HIGH during all six cycles to enable a non-volatile cycle.

**Table 1. Mode Selection** (continued)

| $\overline{\text{CE}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | $\overline{\text{BHE}}, \overline{\text{BLE}}^{[7]}$ | $\text{A}_{15}\text{--}\text{A}_0^{[8]}$                 | Mode   | I/O  | Power                                   |
|------------------------|------------------------|------------------------|--|--|--|--|---|
| L                      | H                      | L                      | X  | 0x4E38<br>0xB1C7<br>0x83E0<br>0x7C1F<br>0x703F<br>0x4B46 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>AutoStore Enable    | Output data<br>Output data<br>Output data<br>Output data<br>Output data<br>Output data   | Active <sup>[10]</sup>                  |
| L                      | H                      | L                      | X  | 0x4E38<br>0xB1C7<br>0x83E0<br>0x7C1F<br>0x703F<br>0x8FC0 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Non-volatile STORE  | Output data<br>Output data<br>Output data<br>Output data<br>Output data<br>Output High Z | Active I <sub>CC2</sub> <sup>[10]</sup> |
| L                      | H                      | L                      | X  | 0x4E38<br>0xB1C7<br>0x83E0<br>0x7C1F<br>0x703F<br>0x4C63 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Non-volatile RECALL | Output Data<br>Output Data<br>Output Data<br>Output Data<br>Output Data<br>Output High Z | Active <sup>[10]</sup>                  |

## Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

## Data Protection

The CY14V101LA/CY14V101NA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC} < V_{SWITCH}$ . If the CY14V101LA/CY14V101NA is in a write mode (both  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  ( $\overline{\text{HSB}}$  to output active). When  $V_{CCQ} < V_{IODIS}$ , I/Os are disabled (no STORE takes place). This protects against inadvertent writes during brown out conditions on  $V_{CCQ}$  supply.

## Noise Considerations

Refer to CY application note [AN1064](#).

### Note

10. The six consecutive address locations must be in the order listed.  $\overline{\text{WE}}$  must be HIGH during all six cycles to enable a non-volatile cycle.

## Best Practices

nvSRAM products have been used effectively for over 26 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The non-volatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (for example, autoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The  $V_{CAP}$  value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum  $V_{CAP}$  value because the nvSRAM internal algorithm calculates  $V_{CAP}$  charge and discharge time based on this maximum  $V_{CAP}$  value. Customers that want to use a larger  $V_{CAP}$  value to make sure there is extra store charge and store time should discuss their  $V_{CAP}$  size selection with Cypress to understand any impact on the  $V_{CAP}$  voltage level at the end of a  $t_{RECALL}$  period.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Maximum accumulated storage time:

At 150 °C ambient temperature ..... 1000 h

At 85 °C ambient temperature ..... 20 Years

Ambient temperature

with power applied ..... -55 °C to +150 °C

Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ..... -0.5 V to 4.1 V

Supply voltage on  $V_{CCQ}$  relative to  $V_{SS}$  ..... -0.5 V to 2.45 V

Voltage applied to outputs

in High Z State ..... -0.5 V to  $V_{CCQ} + 0.5$  V

Input voltage ..... -0.5 V to  $V_{CCQ} + 0.5$  V

Transient voltage (< 20 ns) on

any pin to ground potential ..... -2.0 V to  $V_{CCQ} + 2.0$  V

Package power dissipation

capability ( $T_A = 25$  °C) ..... 1.0 W

Surface mount Pb soldering

temperature (3 seconds) ..... +260 °C

DC output current

(1 output at a time, 1s duration) ..... 15 mA

Static discharge voltage

(per MIL-STD-883, Method 3015) ..... > 2001 V

Latch up current ..... > 140 mA

## Operating Range

| Range      | Ambient Temperature | $V_{CC}$       | $V_{CCQ}$        |
|------------|---------------------|----------------|------------------|
| Industrial | -40 °C to +85 °C    | 3.0 V to 3.6 V | 1.65 V to 1.95 V |

## DC Electrical Characteristics

Over the [Operating Range](#)

| Parameter                | Description  | Test Conditions  | Min  | Typ <sup>[11]</sup> | Max  | Unit    |
|--------------------------|--|--|------|---------------------|------|---------|
| $V_{CC}$                 | Power supply voltage   |  | 3.0  | 3.3                 | 3.6  | V       |
| $V_{CCQ}$                |  |  | 1.65 | 1.8                 | 1.95 | V       |
| $I_{CC1}$                | Average $V_{CC}$ current   | $t_{RC} = 25$ ns<br>$t_{RC} = 45$ ns<br>Values obtained without output loads   | -    | -                   | 70   | mA      |
| $I_{CCQ1}$               | Average $V_{CCQ}$ current  | ( $I_{OUT} = 0$ mA)  | -    | -                   | 52   | mA      |
| $I_{CC2}$                | Average $V_{CC}$ current during STORE                                  | All inputs don't care, $V_{CC} = \text{Max}$<br>Average current for duration $t_{STORE}$   | -    | -                   | 25   | mA      |
| $I_{CC3}$                | Average $V_{CC}$ current at $t_{RC} = 200$ ns, $V_{CC(Typ)}$ , 25 °C   | All inputs cycling at CMOS levels.<br>Values obtained without output loads<br>( $I_{OUT} = 0$ mA)  | -    | 35                  | -    | 10      |
| $I_{CCQ3}$               | Average $V_{CCQ}$ current at $t_{RC} = 200$ ns, $V_{CCQ(Typ)}$ , 25 °C |  | -    | 5                   | -    | 8       |
| $I_{CC4}$                | Average $V_{CAP}$ current during AutoStore cycle                       | All inputs don't care. Average current for duration $t_{STORE}$  | -    | -                   | 8    | mA      |
| $I_{SB}$                 | $V_{CC}$ standby current   | $CE \geq (V_{CCQ} - 0.2$ V).<br>$V_{IN} \leq 0.2$ V or $\geq (V_{CCQ} - 0.2$ V).<br>Standby current level after non-volatile cycle is complete. Inputs are static. $f = 0$ MHz | -    | -                   | 8    | mA      |
| $I_{IX}$ <sup>[12]</sup> | Input leakage current (except HSB)                                     | $V_{CCQ} = \text{Max}$ , $V_{SS} \leq V_{IN} \leq V_{CCQ}$   | -1   | -                   | +1   | $\mu$ A |
|                          | Input leakage current (for HSB)  | $V_{CCQ} = \text{Max}$ , $V_{SS} \leq V_{IN} \leq V_{CCQ}$   | -100 | -                   | +1   | $\mu$ A |

### Notes

11. Typical values are at 25 °C,  $V_{CC} = V_{CC(Typ)}$  and  $V_{CCQ} = V_{CCQ(Typ)}$ . Not 100% tested.

12. The HSB pin has  $I_{OUT} = -4$   $\mu$ A for  $V_{OH}$  of 1.07 V when both active HIGH and LOW drivers are disabled. When they are enabled standard  $V_{OH}$  and  $V_{OL}$  are valid. This parameter is characterized but not tested.



## DC Electrical Characteristics (continued)

Over the [Operating Range](#)

| Parameter        | Description                      | Test Conditions  | Min              | Typ <sup>[11]</sup> | Max             | Unit          |
|------------------|----------------------------------|--|------------------|---------------------|-----------------|---------------|
| $I_{OZ}$         | Off-state output leakage current | $V_{CCQ} = \text{Max}, V_{SS} \leq V_{OUT} \leq V_{CCQ},$<br>$\overline{CE} \text{ or } \overline{OE} \geq V_{IH} \text{ or } \overline{BHE}/\overline{BLE} \geq V_{IH} \text{ or}$<br>$\overline{WE} \leq V_{IL}$ | -1               | -                   | +1              | $\mu\text{A}$ |
| $V_{IH}$         | Input HIGH voltage               | -  | $0.7 V_{CCQ}$    | -                   | $V_{CCQ} + 0.3$ | V             |
| $V_{IL}$         | Input LOW voltage                | -  | -0.3             | -                   | $0.3 V_{CCQ}$   | V             |
| $V_{OH}$         | Output HIGH voltage              | $I_{OUT} = -1 \text{ mA}$  | $V_{CCQ} - 0.45$ | -                   | -               | V             |
| $V_{OL}$         | Output LOW voltage               | $I_{OUT} = 2 \text{ mA}$   | -                | -                   | 0.45            | V             |
| $V_{CAP}^{[13]}$ | Storage capacitor                | Between $V_{CAP}$ pin and $V_{SS}, 5 \text{ V}$<br>Rated   | 61               | 68                  | 180             | $\mu\text{F}$ |

## Data Retention and Endurance

| Parameter | Description                   | Min   | Unit  |
|-----------|-------------------------------|-------|-------|
| $DATA_R$  | Data retention                | 20    | Years |
| $NV_C$    | Non-volatile STORE operations | 1,000 | K     |

## Capacitance

| Parameter <sup>[14]</sup> | Description                                 | Test Conditions  | Max | Unit |
|---------------------------|---|--|-----|------|
| $C_{IN}$                  | Input capacitance (except BHE, BLE and HSB) | $T_A = 25 \text{ }^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(Typ)}, V_{CCQ} = V_{CCQ(Typ)}$ | 7   | pF   |
|                           | Input capacitance (for BHE, BLE and HSB)    |  | 8   | pF   |
| $C_{OUT}$                 | Output capacitance (except HSB)             |  | 7   | pF   |
|                           | Output capacitance (for HSB)                |  | 8   | pF   |

## Thermal Resistance

| Parameter <sup>[14]</sup> | Description                              | Test Conditions   | 48-ball FBGA | Unit               |
|---------------------------|--|---|--------------|--------------------|
| $\Theta_{JA}$             | Thermal resistance (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51. | 48.19        | $^\circ\text{C/W}$ |
| $\Theta_{JC}$             | Thermal resistance (junction to case)    |   | 6.5          | $^\circ\text{C/W}$ |



### Notes

13. Min  $V_{CAP}$  value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max  $V_{CAP}$  value guarantees that the capacitor on  $V_{CAP}$  is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note [AN43593](#) for more details on  $V_{CAP}$  options.

14. These parameters are guaranteed by design and are not tested.

**AC Test Loads**

**Figure 3. AC Test Loads**



**AC Test Conditions**

Input pulse levels.....0 V to 1.8 V  
 Input rise and fall times (10% to 90%)..... ≤ 1.8 ns  
 Input and output timing reference levels ..... 0.9V


## AC Switching Characteristics

Over the [Operating Range](#)

| Parameters <sup>[15]</sup> |                | Description                       | 25 ns |     | 45 ns |     | Unit |
|----------------------------|----------------|-----------------------------------|-------|-----|-------|-----|------|
| Cypress Parameters         | Alt Parameters |                                   | Min   | Max | Min   | Max |      |
| <b>SRAM Read Cycle</b>     |                |                                   |       |     |       |     |      |
| $t_{ACE}$                  | $t_{ACS}$      | Chip enable access time           | –     | 25  | –     | 45  | ns   |
| $t_{RC}^{[16]}$            | $t_{RC}$       | Read cycle time                   | 25    | –   | 45    | –   | ns   |
| $t_{AA}^{[17]}$            | $t_{AA}$       | Address access time               | –     | 25  | –     | 45  | ns   |
| $t_{DOE}$                  | $t_{OE}$       | Output enable to data valid       | –     | 12  | –     | 20  | ns   |
| $t_{OHA}^{[17]}$           | $t_{OH}$       | Output hold after address change  | 3     | –   | 3     | –   | ns   |
| $t_{LZCE}^{[18, 19]}$      | $t_{LZ}$       | Chip enable to output active      | 3     | –   | 3     | –   | ns   |
| $t_{HZCE}^{[18, 19]}$      | $t_{HZ}$       | Chip disable to output inactive   | –     | 10  | –     | 15  | ns   |
| $t_{LZOE}^{[18, 19]}$      | $t_{OLZ}$      | Output enable to output active    | 0     | –   | 0     | –   | ns   |
| $t_{HZOE}^{[18, 19]}$      | $t_{OHZ}$      | Output disable to output inactive | –     | 10  | –     | 15  | ns   |
| $t_{PU}^{[18]}$            | $t_{PA}$       | Chip enable to power active       | 0     | –   | 0     | –   | ns   |
| $t_{PD}^{[18]}$            | $t_{PS}$       | Chip disable to power standby     | –     | 25  | –     | 45  | ns   |
| $t_{DBE}^{[18]}$           | –              | Byte enable to data valid         | –     | 12  | –     | 20  | ns   |
| $t_{LZBE}^{[18]}$          | –              | Byte enable to output active      | 0     | –   | 0     | –   | ns   |
| $t_{HZBE}^{[18]}$          | –              | Byte disable to output inactive   | –     | 10  | –     | 15  | ns   |
| <b>SRAM Write Cycle</b>    |                |                                   |       |     |       |     |      |
| $t_{WC}$                   | $t_{WC}$       | Write cycle time                  | 25    | –   | 45    | –   | ns   |
| $t_{PWE}$                  | $t_{WP}$       | Write pulse width                 | 20    | –   | 30    | –   | ns   |
| $t_{SCE}$                  | $t_{CW}$       | Chip enable to end of write       | 20    | –   | 30    | –   | ns   |
| $t_{SD}$                   | $t_{DW}$       | Data setup to end of write        | 10    | –   | 15    | –   | ns   |
| $t_{HD}$                   | $t_{DH}$       | Data hold after end of write      | 0     | –   | 0     | –   | ns   |
| $t_{AW}$                   | $t_{AW}$       | Address setup to end of write     | 20    | –   | 30    | –   | ns   |
| $t_{SA}$                   | $t_{AS}$       | Address setup to start of write   | 0     | –   | 0     | –   | ns   |
| $t_{HA}$                   | $t_{WR}$       | Address hold after end of write   | 0     | –   | 0     | –   | ns   |
| $t_{HZWE}^{[18, 19, 20]}$  | $t_{WZ}$       | Write enable to output disable    | –     | 10  | –     | 15  | ns   |
| $t_{LZWE}^{[18, 19]}$      | $t_{OW}$       | Output active after end of write  | 3     | –   | 3     | –   | ns   |
| $t_{BW}$                   | –              | Byte enable to end of write       | 20    | –   | 30    | –   | ns   |

## Switching Waveforms

**Figure 4. SRAM Read Cycle #1 (Address Controlled)** <sup>[16, 17, 21]</sup>



### Notes

15. Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of  $V_{CCQ}/2$ , input pulse levels of 0 to  $V_{CCQ(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  and load capacitance shown in [Figure 3 on page 10](#).
16. WE must be HIGH during SRAM read cycles.
17. Device is continuously selected with CE, OE and BHE / BLE LOW.
18. These parameters are guaranteed by design and are not tested.
19. Measured  $\pm 200$  mV from steady state output voltage.
20. If WE is low when CE goes low, the outputs remain in the high-impedance state.
21. HSB must remain HIGH during READ and WRITE cycles.

Switching Waveforms (continued)

Figure 5. SRAM Read Cycle #2 ( $\overline{CE}$  and  $\overline{OE}$  Controlled) [22, 23, 24]





Figure 6. SRAM Write Cycle #1 ( $\overline{WE}$  Controlled) [22, 24, 25, 26]



Notes

- 22.  $\overline{BHE}$  and  $\overline{BLE}$  are applicable for  $\times 16$  configuration only.
- 23.  $\overline{WE}$  must be HIGH during SRAM read cycles.
- 24.  $\overline{HSB}$  must remain HIGH during READ and WRITE cycles.
- 25. If  $\overline{WE}$  is low when  $\overline{CE}$  goes low, the outputs remain in the high impedance state.
- 26.  $\overline{CE}$  or  $\overline{WE}$  must be  $\geq V_{IH}$  during address transitions.

Switching Waveforms (continued)

Figure 7. SRAM Write Cycle #2 ( $\overline{\text{CE}}$  Controlled) [27, 28, 29, 30]





Figure 8. SRAM Write Cycle #3 ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  Controlled) [27, 28, 29, 30]



Notes

- 27.  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are applicable for x16 configuration only.
- 28.  $\overline{\text{HSB}}$  must remain HIGH during READ and WRITE cycles.
- 29. If  $\overline{\text{WE}}$  is low when  $\overline{\text{CE}}$  goes low, the outputs remain in the high impedance state.
- 30.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{\text{IH}}$  during address transitions.


## AutoStore/Power-up RECALL

Over the Operating Range

| Parameter             | Description                               | CY14V101LA/CY14V101NA |      | Unit    |
|-----------------------|---|-----------------------|------|---------|
|                       |   | Min                   | Max  |         |
| $t_{HRECALL}^{[31]}$  | Power-up RECALL duration                  | –                     | 20   | ms      |
| $t_{STORE}^{[32]}$    | STORE cycle duration                      | –                     | 8    | ms      |
| $t_{DELAY}^{[33]}$    | Time allowed to complete SRAM write cycle | –                     | 25   | ns      |
| $V_{SWITCH}$          | Low voltage trigger level for $V_{CC}$    | –                     | 2.90 | V       |
| $V_{IODIS}^{[34]}$    | I/O disable voltage on $V_{CCQ}$          | –                     | 1.50 | V       |
| $t_{VCCRRISE}^{[35]}$ | $V_{CC}$ rise time                        | 150                   | –    | $\mu$ s |
| $V_{HDIS}^{[35]}$     | HSB output disable voltage on $V_{CC}$    | –                     | 1.9  | V       |
| $t_{LZHSB}^{[35]}$    | HSB to output active time                 | –                     | 5    | $\mu$ s |
| $t_{HHHD}^{[35]}$     | HSB high active time                      | –                     | 500  | ns      |

## Switching Waveforms

Figure 9. AutoStore or Power-up RECALL<sup>[36]</sup>



### Notes

31.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
32. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.
33. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time  $t_{DELAY}$ .
34. HSB is not defined below  $V_{IODIS}$  voltage.
35. These parameters are guaranteed by design and are not tested.
36. Read and write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ .
37. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.

## Software Controlled STORE/RECALL Cycle

Over the Operating Range

| Parameters <sup>[38, 39]</sup> | Description                        | 25 ns |     | 45 ns |     | Unit    |
|--------------------------------|------------------------------------|-------|-----|-------|-----|---------|
|                                |                                    | Min   | Max | Min   | Max |         |
| $t_{RC}$                       | STORE/RECALL initiation cycle time | 25    | –   | 45    | –   | ns      |
| $t_{SA}$                       | Address setup time                 | 0     | –   | 0     | –   | ns      |
| $t_{CW}$                       | Clock pulse width                  | 20    | –   | 30    | –   | ns      |
| $t_{HA}$                       | Address hold time                  | 0     | –   | 0     | –   | ns      |
| $t_{RECALL}$                   | RECALL duration                    | –     | 200 | –     | 200 | $\mu$ s |

## Switching Waveforms

Figure 10.  $\overline{CE}$  and  $\overline{OE}$  Controlled Software STORE/RECALL Cycle <sup>[39]</sup>





Figure 11. AutoStore Enable / Disable Cycle



### Notes

38. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

39. The six consecutive addresses must be read in the order listed in Table 1 on page 5.  $\overline{WE}$  must be HIGH during all six consecutive cycles.

40. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{DELAY}$  time.

## Hardware STORE Cycle


Over the [Operating Range](#)

| Parameters          | Description  | CY14V101LA/CY14V101NA |     | Unit    |
|---------------------|--|-----------------------|-----|---------|
|                     |  | Min                   | Max |         |
| $t_{DHSB}$          | HSB to output active time when write latch not set | –                     | 25  | ns      |
| $t_{PHSB}$          | Hardware STORE pulse width                         | 15                    | –   | ns      |
| $t_{SS}^{[41, 42]}$ | Soft sequence processing time                      | –                     | 100 | $\mu$ s |


## Switching Waveforms

Figure 12. Hardware STORE Cycle <sup>[43]</sup>

Write Latch set




Write Latch not set



HSB pin is driven high to  $V_{CCQ}$  only by Internal 100 K $\Omega$  resistor, HSB driver is disabled SRAM is disabled as long as HSB (IN) is driven LOW.

Figure 13. Soft Sequence Processing <sup>[41, 42]</sup>



### Notes

41. This is the amount of time it takes to take action on a soft sequence command.  $V_{CC}$  and  $V_{CCQ}$  power must remain HIGH to effectively register command.
42. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
43. If an SRAM write has not taken place since the last non-volatile cycle, no AutoStore or Hardware STORE takes place.



## Truth Table For SRAM Operations

$\overline{\text{HSB}}$  must remain HIGH for SRAM operations.

**Table 2. Truth Table for × 8 Configuration**

| $\overline{\text{CE}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | Inputs/Outputs <sup>[44]</sup>               | Mode                  | Power   |
|------------------------|------------------------|------------------------|--|-----------------------|---------|
| H                      | X                      | X                      | High Z                                       | Deselect / Power-down | Standby |
| L                      | H                      | L                      | Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ) | Read                  | Active  |
| L                      | H                      | H                      | High Z                                       | Output disabled       | Active  |
| L                      | L                      | X                      | Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )  | Write                 | Active  |

**Table 3. Truth Table for × 16 Configuration**

| $\overline{\text{CE}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | $\overline{\text{BHE}}$ <sup>[45]</sup> | $\overline{\text{BLE}}$ <sup>[45]</sup> | Inputs/Outputs <sup>[44]</sup>   | Mode                  | Power   |
|------------------------|------------------------|------------------------|---|---|--|-----------------------|---------|
| H                      | X                      | X                      | X                                       | X                                       | High Z   | Deselect / Power-down | Standby |
| L                      | X                      | X                      | H                                       | H                                       | High Z   | Output disabled       | Active  |
| L                      | H                      | L                      | L                                       | L                                       | Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )  | Read                  | Active  |
| L                      | H                      | L                      | H                                       | L                                       | Data out (DQ <sub>0</sub> –DQ <sub>7</sub> );<br>DQ <sub>8</sub> –DQ <sub>15</sub> in High Z | Read                  | Active  |
| L                      | H                      | L                      | L                                       | H                                       | Data out (DQ <sub>8</sub> –DQ <sub>15</sub> );<br>DQ <sub>0</sub> –DQ <sub>7</sub> in High Z | Read                  | Active  |
| L                      | H                      | H                      | L                                       | L                                       | High Z   | Output disabled       | Active  |
| L                      | H                      | H                      | H                                       | L                                       | High Z   | Output disabled       | Active  |
| L                      | H                      | H                      | L                                       | H                                       | High Z   | Output disabled       | Active  |
| L                      | L                      | X                      | L                                       | L                                       | Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )   | Write                 | Active  |
| L                      | L                      | X                      | H                                       | L                                       | Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );<br>DQ <sub>8</sub> –DQ <sub>15</sub> in High Z  | Write                 | Active  |
| L                      | L                      | X                      | L                                       | H                                       | Data in (DQ <sub>8</sub> –DQ <sub>15</sub> );<br>DQ <sub>0</sub> –DQ <sub>7</sub> in High Z  | Write                 | Active  |

### Notes

44. Data DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration.

45. BHE and BLE are applicable for × 16 configuration only.


### Ordering Information

| Speed (ns) | Ordering Code      | Package Diagram | Package Type | Operating Range |
|------------|--------------------|-----------------|--------------|-----------------|
| 25         | CY14V101LA-BA25XIT | 51-85128        | 48-ball FBGA | Industrial      |
|            | CY14V101LA-BA25XI  |                 |              |                 |
|            | CY14V101NA-BA25XIT |                 |              |                 |
|            | CY14V101NA-BA25XI  |                 |              |                 |
| 45         | CY14V101LA-BA45XIT |                 |              |                 |
|            | CY14V101LA-BA45XI  |                 |              |                 |
|            | CY14V101NA-BA45XIT |                 |              |                 |
|            | CY14V101NA-BA45XI  |                 |              |                 |

All parts are Pb-free. The above table contains final information. Contact your local Cypress sales representative for availability of these parts.


### Ordering Code Definitions

#### CY 14 V 101 L A - BA 25 X I T



**Package Diagrams**

**Figure 14. 48-ball FBGA (6 × 10 × 1.2 mm) BA48B, 51-85128**



## Acronyms

| Acronym | Description                              |
|---------|--|
| BHE     | byte high enable                         |
| BLE     | byte low enable                          |
| CE      | chip enable                              |
| CMOS    | complementary metal oxide semiconductor  |
| EIA     | electronic industries alliance           |
| FBGA    | fine-pitch ball grid array               |
| HSB     | hardware STORE busy                      |
| I/O     | input/output                             |
| nvSRAM  | non-volatile static random access memory |
| OE      | output enable                            |
| SRAM    | static random access memory              |
| RoHS    | restriction of hazardous substances      |
| RWI     | Read and write inhibited                 |
| WE      | write enable                             |

## Document Conventions

### Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| kΩ     | kilo ohms       |
| μA     | micro Amperes   |
| mA     | milli Amperes   |
| mm     | milli meter     |
| μF     | micro Farad     |
| MHz    | Mega Hertz      |
| μs     | micro seconds   |
| ms     | milli seconds   |
| ns     | nano seconds    |
| Ω      | ohms            |
| %      | percent         |
| pF     | pico Farad      |
| V      | Volts           |
| W      | Watts           |

## Document History Page

| Document Title: CY14V101LA/CY14V101NA, 1-Mbit (128 K × 8/64 K × 16) nvSRAM |         |                 |                 |  |
|--|---------|-----------------|-----------------|--|
| Document Number: 001-53953   |         |                 |                 |  |
| Rev.   | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| **   | 2729117 | GVCH/<br>AESA   | 07/02/09        | New Datasheet  |
| *A   | 2765890 | GVCH            | 09/18/09        | Removed commercial temperature related specs<br>Changed part number from CY14A101L/CY14A101N to CY14V101LA/CY14V101NA<br>Removed 20 ns Access speed specs<br>Figure 3: Updated Autostore Mode<br>Page 4; Updated Hardware STORE (HSB) Operation description<br>Page 5; Updated Software STORE Operation description<br>Added I <sub>CCQ1</sub> and I <sub>CCQ3</sub> for V <sub>CCQ</sub> operation<br>Updated V <sub>IH</sub> /V <sub>IL</sub> as 70%/30% of V <sub>CCQ</sub><br>Updated V <sub>OH</sub> test condition<br>Updated footnote 24 and added footnote 25, 30<br>Updated V <sub>IODIS</sub> parameter value from 1.6 V to 1.5 V<br>Updated Footnote 10<br>Added Contents on page 2 |
| *B   | 2767333 | GVCH/<br>PYRS   | 01/06/10        | Removed 44-TSOP II package related specs<br>Changed Latch Up Current from 200 mA to 140 mA<br>Changed STORE cycles to QuantumTrap from 200 K to 1 Million<br>Added <a href="#">Contents</a>  |
| *C   | 2923525 | GVCH            | 04/27/10        | <a href="#">Pin Definitions</a> : Added more clarity on HSB pin operation<br><a href="#">Hardware STORE Operation</a> : Added more clarity on HSB pin operation<br><a href="#">Table 1</a> : Added more clarity on status of BHE/BLE pin operation<br>Updated HSB pin operation in <a href="#">Figure 9</a><br>Updated footnote 24   |
| *D   | 2999981 | GVCH            | 08/04/2010      | Changed datasheet status from "Preliminary" to "Final"   |
| *E   | 3033088 | GVCH            | 09/22/2010      | Changed I <sub>SB</sub> and I <sub>CC4</sub> value from 5 mA to 8 mA<br>Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> table<br>Updated as per new template   |
| *F   | 3123639 | GVCH            | 12/30/2010      | Removed Note "Address expansion for 16 Mbit. NC pin not connected to die." in page 3 as 16 Mb address expansion is not supported in 48-ball FBGA package.<br>Added CY14V101LA-BA25XI and CY14V101NA-BA25XI parts in <a href="#">Ordering Information</a> .   |
| *G   | 3150308 | GVCH            | 01/21/2011      | Updated input capacitance for BHE and BLE pin<br>Updated input and output capacitance for HSB pin<br>Updated <a href="#">Ordering Information</a>  |
| *H   | 3301833 | GVCH            | 07/04/2011      | Updated <a href="#">DC Electrical Characteristics</a> (Added Note 13 and referred the same note in V <sub>CAP</sub> parameter).<br>Updated <a href="#">AC Switching Characteristics</a> (Added Note 15 and referred the same note in Parameters).<br>Updated <a href="#">Thermal Resistance</a> (Values of Θ <sub>JA</sub> and Θ <sub>JC</sub> for 48-ball FBGA package).<br>Updated <a href="#">Package Diagrams</a> .  |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|                          |  |
|--------------------------|--|
| Automotive               | <a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>   |
| Clocks & Buffers         | <a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>   |
| Interface                | <a href="http://cypress.com/go/interface">cypress.com/go/interface</a>   |
| Lighting & Power Control | <a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a><br><a href="http://cypress.com/go/plc">cypress.com/go/plc</a> |
| Memory                   | <a href="http://cypress.com/go/memory">cypress.com/go/memory</a>   |
| Optical & Image Sensing  | <a href="http://cypress.com/go/image">cypress.com/go/image</a>   |
| PSoC                     | <a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>   |
| Touch Sensing            | <a href="http://cypress.com/go/touch">cypress.com/go/touch</a>   |
| USB Controllers          | <a href="http://cypress.com/go/USB">cypress.com/go/USB</a>   |
| Wireless/RF              | <a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>   |

#### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.