

# CY7C008V/009V CY7C018V/019V


# 3.3 V 64 K/128 K × 8/9 **Dual-Port Static RAM**

# Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 64 K × 8 organization (CY7C008)
- 128 K × 8 organization (CY7C009)
- 64 K × 9 organization (CY7C018)
- 128 K × 9 organization (CY7C019)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 15/20/25 ns
- Low operating power
  - □ Active: I<sub>CC</sub> = 115 mA (typical) □ Standby:  $I_{SB3}$  = 10 µA (typical)

# Logic Block Diagram

- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Dual chip enables
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available



#### Notes

1. I/O<sub>0</sub>-I/O<sub>7</sub> for ×8 devices; I/O<sub>0</sub>-I/O<sub>8</sub> for ×9 devices.

<u>A<sub>0</sub>-A<sub>15</sub></u> for 64 K devices; A<sub>0</sub>-A<sub>16</sub> for 128 K.
 BUSY is an output in master mode and an input in slave mode.

**Cypress Semiconductor Corporation** Document Number: 38-06044 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709 408-943-2600 ٠ Revised November 9, 2010



# **Functional Description**

The CY7C008V/009V and CY7C018V/019V are low-power CMOS 64 K, 128 K × 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable ( $\overline{CE}$ ), read or write enable (R/W), and output enable ( $\overline{OE}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select ( $\overline{CE}$ ) pin.

The CY7C008V/009V and CY7C018V/019V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).



# CY7C008V/009V CY7C018V/019V

# Contents


Pin Configurations	4
Selection Guide	5
Pin Definitions	6
Maximum Ratings	6
Operating Range	6
Electrical Characteristics	7
Capacitance	
AC Test Loads and Waveforms	8
Switching Characteristics	8
Data Retention Mode	
Timing	
Switching Waveforms	
Read Cycle No.1 (Either Port Address Access)	
Read Cycle No.2 (Either Port CE/OE Access)	
Read Cycle No. 3 (Either Port)	
Write Cycle No. 1: <u>R/W</u> Controlled Timing	
Write Cycle No. 2: CE Controlled Timing	
Semaphore Read After Write Timing, Either Side	
Timing Diagram of Semaphore Contention	
Timing Diagram of Read with BUSY (M/S=HIGH)	
Write Timing with Busy Input (M/S=LOW)	
Busy Timing Diagram No. 1 (CE Arbitration)	
Busy Timing Diagram No. 2 (Address Arbitration)	15

Architecture	17
Functional Description	
Write Operation	
Read Operation	
Interrupts	
Busy	
Master/Slave	
Semaphore Operation	
Ordering Information	
128 K × 8 3.3 V Asynchronous Dual-Port SRAM	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	21
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	




# **Pin Configurations**

Figure 1. 100-pin TQFP (Top View)



Note 4. This pin is NC for CY7C008V.





# **Selection Guide**

	CY7C018V/019V –15	CY7C018V/019V –20	CY7C018V/019V -25	Unit
Maximum access time	15	20	25	ns
Typical operating current	125	120	115	mA
Typical standby current for I <sub>SB1</sub> (both ports TTL level)	35	35	30	mA
Typical standby current for I <sub>SB3</sub> (both ports CMOS level)	10	10	10	μΑ

Note 5. This pin is NC for CY7C018V.



# **Pin Definitions**

Left Port	Right Port	Description
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>R</sub> , CE <sub>1R</sub>	Chip enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )
R/WL	R/W <sub>R</sub>	Read/Write enable
OEL	OE <sub>R</sub>	Output enable
A <sub>0L</sub> -A <sub>16L</sub>	A <sub>0R</sub> –A <sub>16R</sub>	Address ( $A_0$ – $A_{15}$ for 64 K devices and $A_0$ – $A_{16}$ for 128 K devices)
I/O <sub>0L</sub> -I/O <sub>8L</sub>	I/O <sub>0R</sub> -I/O <sub>8R</sub>	Data bus input/output (I/O <sub>0</sub> –I/O <sub>7</sub> for ×8 devices and I/O <sub>0</sub> –I/O <sub>8</sub> for ×9)
SEML	SEM <sub>R</sub>	Semaphore enable
INTL	INT <sub>R</sub>	Interrupt flag
BUSYL	BUSY <sub>R</sub>	Busy flag
M/S		Master or slave select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

# Maximum Ratings<sup>[6]</sup>

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage to ground potential	–0.5 V to +4.6 V
DC voltage applied to outputs in high Z State0	0.5 V to V <sub>CC</sub> + 0.5 V

DC input voltage	–0.5 V to $V_{CC}$ + 0.5 V
Output current into outputs (LOW)	
Static discharge voltage	> 1100 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	3.3 V ± 300 mV
Industrial <sup>[7]</sup>	–40 °C to +85 °C	3.3 V ± 300 mV

- Notes6. The voltage on any input or I/O pin cannot exceed the power pin during power-up.7. Industrial parts are available in CY7C009V and CY7C019V only.



# **Electrical Characteristics**

### Over the Operating Range

			CY7C018V/019V									
Parameter	Description		-15 -20 -25		-25		Unit					
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage ( $V_{CC}$ = Min, $I_{OH}$ = –	4.0 mA)	2.4	-	-	2.4	_	-	2.4		-	V
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = +4	4.0 mA)	-		0.4	-		0.4	-		0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.2		-	2.2		_	2.2		-	V
V <sub>IL</sub>	Input LOW voltage		_		0.8	-		0.8	_		0.8	V
I <sub>IX</sub>	Input leakage current		-5		5	-5		5	-5		5	μA
I <sub>OZ</sub>	Output leakage current		-10		10	-10		10	-10		10	μA
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max,	Commercial	—	125	185	-	120	175	_	115	165	mA
	I <sub>OUT</sub> = 0 mA) outputs disabled	Industrial <sup>[8]</sup>			_		140	195		-	_	mA
I <sub>SB1</sub>	Standby current (both ports TTL level)	Commercial		35	50		35	45		30	40	mA
	$CE_L$ and $CE_R \ge V_{IH}$ , f = f <sub>MAX</sub>	Industrial <sup>[8]</sup>			_		45	55		-	_	mA
I <sub>SB2</sub>	Standby_current (one port TTL level)	Commercial		80	120		75	110		65	95	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Industrial <sup>[8]</sup>			_		85	120		-	_	mA
I <sub>SB3</sub>	Standby current (both ports CMOS level)	Commercial		10	250		10	250		10	250	μA
	$CE_L$ and $CE_R \ge V_{CC} - 0.2$ V, f = 0	Industrial <sup>[8]</sup>			_		10	250		-	_	μA
I <sub>SB4</sub>	<u>Standby</u> current (one port CMOS level)	Commercial		75	105		70	95		60	80	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[9]}$	Industrial <sup>[8]</sup>			_		80	105		-	_	mA

# Capacitance<sup>[10]</sup>


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

Notes

Notes
 8. Industrial parts are available in CY7C009V and CY7C019V only.
 9. f<sub>MAX</sub> = 1/t<sub>PC</sub> = All inputs cycling at f = 1/t<sub>PC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
 10. Tested initially and after any design or process changes that may affect these parameters.



# **AC Test Loads and Waveforms**




(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2) (Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$ including scope and jig)

### ALL INPUT PULSES



# **Switching Characteristics**

Over the Operating Range<sup>[11]</sup>

				CY7C018V/019V				
Parameter	Description	-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	
READ CYCLE								
t <sub>RC</sub>	Read cycle time	15	-	20	-	25	-	ns
t <sub>AA</sub>	Address to data valid	-	15	-	20	-	25	ns
t <sub>OHA</sub>	Output hold from address change	3	-	3	-	3	-	ns
t <sub>ACE</sub> <sup>[12]</sup>	CE LOW to data valid	-	15	-	20	-	25	ns
t <sub>DOF</sub>	OE LOW to data valid	-	10	-	12	-	13	ns
t <sub>LZOE</sub> <sup>[13, 14, 15]</sup>	OE LOW to low Z	3	-	3	-	3	-	ns
t <sub>HZOE</sub> <sup>[13, 14, 15]</sup>	OE HIGH to high Z	-	10	-	12	-	15	ns
t <sub>LZCE</sub> <sup>[13, 14, 15]</sup>	CE LOW to low Z	3	-	3	-	3	-	ns
t <sub>HZCE</sub> <sup>[13, 14, 15]</sup>	CE HIGH to high Z	-	10	-	12	-	15	ns
t <sub>PU</sub> <sup>[15]</sup>	CE LOW to power-up	0	-	0	-	0	-	ns
t <sub>PD</sub> <sup>[15]</sup>	CE HIGH to power-down	-	15	-	20	-	25	ns
t <sub>ABE</sub> <sup>[12]</sup>	Byte enable access time	-	15	-	20	-	25	ns

Notes

11. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified  $I_{O}/I_{OH}$  and 30 pF load capacitance. 12. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire t<sub>SCE</sub> time.

13. At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

14. Test conditions used are Load 2.

15. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# **Switching Characteristics**

Over the Operating Range<sup>[11]</sup> (continued)

			CY7C018V/019V						
Parameter	Description	-	-15	_	20	_	-25	Unit	
		Min	Max	Min	Max	Min	Max		
WRITE CYCL	E				•				
t <sub>WC</sub>	Write cycle time	15	-	20	_	25	-	ns	
t <sub>SCE</sub> <sup>[16]</sup>	CE LOW to write end	12	-	16	_	20	-	ns	
t <sub>AW</sub>	Address valid to write end	12	_	16	_	20	_	ns	
t <sub>HA</sub>	Address hold from write end	0	-	0	_	0	-	ns	
t <sub>SA</sub> <sup>[16]</sup>	Address set-up to write start	0	_	0	_	0	_	ns	
t <sub>PWE</sub>	Write pulse width	12	_	17	_	22	_	ns	
t <sub>SD</sub>	Data set-up to write end	10	_	12	_	15	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	0	_	0	_	ns	
t <sub>HZWE</sub> <sup>[17, 18]</sup>	R/W LOW to high Z	-	10	-	12	_	15	ns	
t <sub>LZWE</sub> <sup>[17, 18]</sup>	R/W HIGH to low Z	3	_	3	_	3	_	ns	
t <sub>WDD</sub> <sup>[19]</sup>	Write pulse to data delay	-	30	-	40	_	50	ns	
t <sub>DDD</sub> <sup>[19]</sup>	Write data valid to read data valid	-	25	-	30	_	35	ns	
BUSY TIMING	<b>j</b> [20]								
t <sub>BLA</sub>	BUSY LOW from address match	-	15	-	20	_	20	ns	
t <sub>BHA</sub>	BUSY HIGH from address mismatch	-	15	_	20	_	20	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	-	15	_	20	_	20	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	-	15	_	16	_	17	ns	
t <sub>PS</sub>	Port set-up for priority	5	-	5	_	5	-	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	0	_	0	-	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	-	15	_	17	-	ns	
t <sub>BDD</sub> <sup>[21]</sup>	BUSY HIGH to data valid	-	15	_	20	_	25	ns	
INTERRUPT 1	LIMING <sup>[20]</sup>								
t <sub>INS</sub>	INT set time	-	15	-	20	_	20	ns	
t <sub>INR</sub>	INT reset time	-	15	-	20	-	20	ns	
SEMAPHORE	TIMING	·	·	•			•	•	
t <sub>SOP</sub>	SEM flag update pulse ( $\overline{OE}$ or $\overline{SEM}$ )	10	-	10	_	12	_	ns	
t <sub>SWRD</sub>	SEM flag write to read time	5	-	5	_	5	-	ns	
t <sub>SPS</sub>	SEM flag contention window	5	-	5	_	5	-	ns	
t <sub>SAA</sub>	SEM address access time	-	15	_	20	-	25	ns	

### Notes

- 16. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.
  17. Test conditions used are Load 2.
  18. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
  19. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
  20. Tost conditions on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

- 20. Test conditions used are Load 1. 21.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ - $t_{PWE}$  (actual) or  $t_{DDD}$ - $t_{SD}$  (actual).




# **Data Retention Mode**

The CY7C008V/009V and CY7C018V/019V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable ( $\overline{CE}$ ) must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 V).

# Timing




Parameter	Test Conditions <sup>[22]</sup>	Max	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> =2V	50	μA




# **Switching Waveforms**






# Read Cycle No.2 (Either Port CE/OE Access)<sup>[23, 26, 27]</sup>




# Read Cycle No. 3 (Either Port)<sup>[23, 25, 26, 27]</sup>



- Notes 23. R/W is HIGH for read cycles. 24. Device is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.


- 25.  $\overline{OE} = V_{IL}$ . 26. Address valid prior to or coincident with  $\overline{CE}$  transition LOW. 27. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IL}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .





Write Cycle No. 1: R/W Controlled Timing<sup>[28, 29, 30, 31]</sup>

### Write Cycle No. 2: CE Controlled Timing<sup>[28, 29, 30, 35]</sup>




#### Notes

- 28. R/ $\overline{W}$  must be HIGH during all address transitions.
- 29. A write occurs during the overlap ( $t_{SCE}$  or  $t_{PWE}$ ) of a LOW  $\overline{CE}$  or SEM. 30.  $t_{H\underline{A}}$  is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
- 31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  32. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  33. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.


- 34. During this period, the I/O pins are in the output state, and input signals must not be applied.
   35. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



# Semaphore Read After Write Timing, Either Side<sup>[36]</sup>




# Timing Diagram of Semaphore Contention<sup>[37, 38, 39]</sup>



#### Notes


- 36. CE = HIGH for the duration of the above timing (both write and read cycle).
- 37.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $CE_R = CE_L = HIGH$ . 38. Semaphores are reset (available to both ports) at cycle start.
- 39. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.





# Timing Diagram of Read with $\overline{\text{BUSY}}$ (M/ $\overline{\text{S}}$ =HIGH)<sup>[40]</sup>

Write Timing with Busy Input (M/S=LOW)




Note  
40. 
$$\overline{CE}_{L} = \overline{CE}_{R} = LOW.$$




## Busy Timing Diagram No. 1 (CE Arbitration)<sup>[41]</sup>

CE<sub>L</sub> Valid First:



### Busy Timing Diagram No. 2 (Address Arbitration)<sup>[41]</sup>


Left Address Valid First:



### Note

41. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.





#### Notes

42.  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $\underline{R}/\overline{W}_L$ ) is deasserted first. 43.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{W}_L$ ) is asserted last.



# Architecture

The CY7C008V/009V and CY7C018V/019V consist of an array of 64 K and 128 K words of 8 and 9 bits each of <u>dual-port RAM</u> cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same <u>location</u>, a BUSY pin is provided on each port. Two interrupt (INT) pins can <u>be</u> <u>utilized</u> for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can f<u>unction</u> as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

# **Functional Description**

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee <u>a</u> valid write. A write operation is controlled by eith<u>er</u> the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1 on page 18*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DDD}$  after the data is presented on the other port.

### **Read Operation**

<u>When reading the device, the user must assert both the  $\overline{OE}$  and CE pins. Data will be available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and  $\overline{OE}$  must also be asserted.</u>

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFFF for the CY7C008/18, 1FFFF for the CY7C009/19) is the mailbox for the right port and the second-highest memory location (FFFE for the CY7C008/18, 1FFFE for the CY7C009/19) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2 on page 18*.

### Busy

The CY7C008V/009V and CY7C018V/019V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. <u>BUSY</u> will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after CE is taken LOW.

### Master/Slave

A M/ $\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ $\overline{S}$  pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C008V/009V and CY7C018V/019V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches (CE must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3 on page 18* shows sample semaphore operations.



When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t<sub>SPS</sub>

of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

	Inputs			Outputs	
CE	R/W	OE	SEM	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation
Н	Х	Х	Н	High Z	Deselected: Power-down
Н	Н	L	L	Data out	Read data in semaphore flag
Х	Х	Н	Х	High Z	I/O lines disabled
Н		Х	L	Data in	Write into semaphore flag
L	Н	L	Н	Data out	Read
L	L	Х	Н	Data in	Write
L	Х	Х	L		Not allowed

# Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH})^{[44]}$

		Left Port				Right Port				
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-16L</sub>	INTL	R/W <sub>R</sub>	CER	OER	A <sub>0R-16R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	FFFF (or 1FFFF)	Х	Х	Х	Х	Х	L <sup>[46]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	FFFF (or 1FFFF)	H <sup>[45]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[45]</sup>	L	L	Х	FFFE (or 1FFFE)	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	FFFE (or 1FFFE)	H <sup>[46]</sup>	Х	Х	Х	Х	Х

### Table 3. Semaphore Operation Example

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> -I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

44.  $A_{0I\_16I}$  and  $A_{0R-16R}$ , 1FFFF/1FFFE for the CY7C009V/19V. 45. If <u>BUSY</u><sub>R</sub> = L, then no change. 46. If <u>BUSY</u><sub>L</sub> = L, then no change.




# **Ordering Information**

### 128 K × 8 3.3 V Asynchronous Dual-Port SRAM


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C009V-15AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial
20	CY7C009V-20AXI	A100	100-pin Pb-free Thin Quad Flat Pack	Industrial
25	CY7C009V-25AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial

### **Ordering Code Definitions**





# Package Diagram





# Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	Transistor-transistor logic
WE	write enable

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
ns	nano seconds
V	Volts
μA	micro Amperes
mA	milli Amperes
ms	milli seconds
mV	milli Volts
MHz	Mega Hertz
pF	pico Farad
W	Watts
°C	degree Celcius



# **Document History Page**

Document Title: CY7C008V/009V, CY7C018V/019V 3.3 V 64 K/128 K × 8/9 Dual-Port Static RAM Document Number: 38-06044				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110192	09/29/01	SZV	Change from Spec number: 38-00669 to 38-06044
*A	113541	04/15/02	OOR	Change pin 85 from BUSYL to BUSYR (pg. 3)
*В	122294	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*C	393440	See ECN	YIM	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C008V-25AXC, CY7C009V-15AXC, CY7C009V-20AXI, CY7C009V-25AXC, CY7C019V-15AXC, CY7C019V-20AXC, CY7C019V-20AXI, CY7C019V-25AXC
*D	2896038	03/19/10	RAME	Removed inactive parts from ordering information table Updated package diagram
*E	3081242	11/09/2010	ADMU	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

### Document Number: 38-06044 Rev. \*E

Revised November 9, 2010

Page 23 of 23

All products and company names mentioned in this document may be the trademarks of their respective holders.