


FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 256K x 8 volatile static RAM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 32-pin DIP package
- Read and write access times as fast as 85 ns
- Full $\pm 10\%$ operating range
- Optional industrial temperature range of -40°C to $+85^{\circ}\text{C}$, designated IND

PIN ASSIGNMENT



32-PIN ENCAPSULATED PACKAGE
740 MIL EXTENDED, LONG

PIN DESCRIPTION

A0 - A17	-	Address Inputs
DQ0 - DQ7	-	Data In/Data Out
$\overline{\text{CE}}$	-	Chip Enable
$\overline{\text{WE}}$	-	Write Enable
$\overline{\text{OE}}$	-	Output Enable
V _{CC}	-	Power (+5V)
GND	-	Ground
NC	-	No Connect

DESCRIPTION

The DS1249Y 2048K Nonvolatile SRAM is a 2,097,152-bit, fully static, nonvolatile SRAM organized as 262,144 words by 8 bits. The DS1249Y has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write pro-

tection is unconditionally enabled to prevent data corruption. The NV SRAM can be used in place of existing 256K x 8 static RAM directly conforming to the popular byte-wide 32-pin DIP standard. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interface.

READ MODE

The DS1249Y executes a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 18 address inputs ($A_0 - A_{17}$) defines which of the 262,144 bytes of data is accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} access times are also satisfied. If \overline{OE} and \overline{CE} access times are not satisfied, then data access must be measured from the later occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1249Y executes a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum

recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1249Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.37 volts nominal. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAM constantly monitors V_{CC} . Should the supply voltage decay, the NV SRAM automatically write protects itself, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.5 volts.

2

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground
 Operating Temperature
 Storage Temperature
 Soldering Temperature

-0.3V to +7.0V
 0°C to 70°C, -40°C to +85°C for Ind parts
 -40°C to +70°C, -40°C to +85°C for Ind parts
 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Logic 1	V _{IH}	2.2		V _{CC}	V	
Logic 0	V _{IL}	0.0		+0.8	V	

DC ELECTRICAL CHARACTERISTICS(t_A: See Note 10) (V_{CC}=5V ± 10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-2.0		+2.0	μA	
I/O Leakage Current CE ≥ V _{IH} ≤ V _{CC}	I _{IO}	-2.0		+2.0	μA	
Output Current @ 2.4V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current CE=2.2V	I _{CCS1}		5.0	10.0	mA	
Standby Current CE=V _{CC} -0.5V	I _{CCS2}		3.0	5.0	mA	
Operating Current	I _{CCO1}			85	mA	
Write Protection Voltage	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE(t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		10	20	pF	
Input/Output Capacitance	C _{I/O}		10	20	pF	


AC ELECTRICAL CHARACTERISTICS

(t_A: See Note 10) (V_{CC}=5V ± 10%)

PARAMETER	SYMBOL	DS1249Y-85		DS1249Y-100		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	85		100		ns	
Access Time	t _{ACC}		85		100	ns	
\overline{OE} to Output Valid	t _{OE}		45		50	ns	
\overline{CE} to Output Valid	t _{CO}		85		100	ns	
\overline{OE} or \overline{CE} to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		30		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	85		100		ns	
Write Pulse Width	t _{WP}	65		75		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	5		5		ns	12
	t _{WR2}	15		15		ns	13
Output High Z from \overline{WE}	t _{ODW}		30		35	ns	5
Output Active from \overline{WE}	t _{OEW}	5		5		ns	5
Data Setup Time	t _{DS}	35		40		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	t _{DH2}	10		10		ns	13


2

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
\overline{CE} , \overline{WE} at V _{IH} before Power-Down	t _{PD}	0			μs	11
V _{CC} slew from V _{TP} to 0V (\overline{CE} at V _{IH})	t _F	300			μs	
V _{CC} slew from 0V to V _{TP} (\overline{CE} at V _{IH})	t _R	300			μs	
\overline{CE} , \overline{WE} at V _{IH} after Power-Up	t _{REC}	2		10	ms	

(t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- \overline{WE} is high for a Read Cycle.
- $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- These parameters are sampled with a 5 pF load and are not 100% tested.
- If the \overline{CE} low transition occurs simultaneously with or later than the \overline{WE} low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in high impedance state during this period.
- If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in a high impedance state during this period.
- Each DS1249Y is marked with a 4-digit date code AABB, AA designates the year of manufacture. BB designates the week of manufacture. The expected t_{DR} is defined as starting at the date of manufacture.
- All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C for industrial products (IND), this range is -40°C to +85°C.
- In a power down condition the voltage on any pin may not exceed the voltage on V_{CC}.
- t_{WR1}, t_{DH1} are measured from \overline{WE} going high.
- t_{WR2}, t_{DH2} are measured from \overline{CE} going high.

DC TEST CONDITIONS

Outputs Open

Cycle = 200 ns for operating current

All voltages are referenced to ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate


Input Pulse Levels: 0 - 3.0V

Timing Measurement Reference Levels


Input: 1.5V

Output: 1.5V

Input pulse Rise and Fall Times: 5 ns

2**ORDERING INFORMATION**

DS1249Y NONVOLATILE SRAM, 32-PIN 740 MIL EXTENDED LONG MODULE



PKG	32-PIN	
	MIN	MAX
A IN.	2.080	2.100
MM	52.83	53.34
B IN.	0.715	0.740
MM	18.16	18.80
C IN.	0.345	0.365
MM	8.76	9.27
D IN.	0.280	0.310
MM	7.11	7.49
E IN.	0.015	0.030
MM	0.38	0.76
F IN.	0.120	0.160
MM	3.05	4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.025
MM	0.43	0.58