SIEMENS

Instruction Set Manual

for the C16x Family of Siemens 16-Bit CMOS Single-Chip Microcontrollers

MICROCONTROLLERS

Instruction Set Manual Version 1.2, 12.97



166 - Famil

Version 1.2, 12.97 Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1997. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

C166 Family Microcontroller Instruction Set Manual Revision History: Version 1.2, 12.97				
Previous Rele	eases: \ (/ersion 1.1, 09.95)3.94		
Page	Subjects			
8	BFLD* code siz	ze corrected		
35	ADDCB: spellir	ng corrected		
38	ASHR: "operat	ASHR: "operation" corrected		
43, 44	BFLD*: Note improved, format corrected			
51	CALLI: "operation" corrected			
67	EINIT: Syntax of	corrected		
75	JBC: Condition	a flags corrected		
77	JMPI: "operation	on" corrected		
81	JNBS: Condition	on flags corrected		
86, 87	MUL(U): Flag N	N corrected		
95	PRIOR: "Opera	ation" corrected		
104	SCXT: Data Ty	/pe added		
108	SRVWDT: Syn	tax corrected		

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@hl.siemens.de

 \ge

Tabl	e of Contents	Page
1	Introduction	5
2	Short Instruction Summary.	6
3	Instruction Set Summary	9
4	Instruction Opcodes	21
5	Instruction Description	26
6	Addressing Modes	. 116
7	Instruction State Times	. 123

1 Introduction

The Siemens family of 16-bit microcontrollers offers devices that provide various levels of peripheral performance and programmability. This allows to equip each specific application with the microcontroller that fits best to the required functionality and performance.

Still the Siemens family concept provides an easy path to upgrade existing applications or to climb the next level of performance in order to realize a subsequent more sophisticated design. Two major characteristics enable this upgrade path to save and reuse almost all of the engineering efforts that have been made for previous designs:

- All family members are based on the same basic architecture
- All family members execute the same instructions (except for upgrades for new members)

The fact that all members execute the same instructions (almost) saves knowhow with respect to the understanding of the controller itself and also with respect to the used tools (assembler, disassembler, compiler, etc.).

This instruction set manual provides an easy and direct access to the instructions of the Siemens 16-bit microcontrollers by listing them according to different criteria, and also unloads the technical manuals for the different devices from redundant information.

This manual also describes the different addressing mechanisms and the relation between the logical addresses used in a program and the resulting physical addresses.

There is also information provided to calculate the execution time for specific instructions depending on the used address locations and also specific exceptions to the standard rules.

Description Levels

In the following sections the instructions are compiled according to different criteria in order to provide different levels of precision:

- Cross Reference Tables summarize all instructions in condensed tables
- The Instruction Set Summary groups the individual instructions into functional groups
- The Opcode Table references the instructions by their hexadecimal opcode
- The Instruction Description describes each instruction in full detail

All instructions listed in this manual are executed by the following devices (new derivatives will be added to this list):

C161V, C161K, C161O, C161RI, C161SI, C161CI, C163, C163F, C164CI, C165, C167, C167CR, C167SR, C167S, C167CS.

A few instructions (ATOMIC and EXTended instructions) have been added for these devices and are not recognized by the following devices:

SAB 80C166, SAB 80C166W, SAB 83C166, SAB 83C166W, SAB 88C166, SAB 88C166W.

These differences are noted for each instruction, where applicable.

2 Short Instruction Summary

The following compressed cross-reference tables quickly identify a specific instruction and provide basic information about it. Two ordering schemes are included:

The first table (two pages) is a compressed cross-reference table that quickly identifies a specific hexadecimal opcode with the respective mnemonic.

The second table lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length depending on the selected addressing mode. This reference helps to optimize instruction sequences in terms of code size and/ or execution time.

•	0x	1x	2x	3x	4x	5x	6x	7x
x0	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x1	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
x2	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x3	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
x4	ADD	ADDC	SUB	SUBC	-	XOR	AND	OR
x5	ADDB	ADDCB	SUBB	SUBCB	-	XORB	ANDB	ORB
x6	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x7	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
x8	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x9	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
хA	BFLDL	BFLDH	BCMP	BMOVN	BMOV	BOR	BAND	BXOR
хB	MUL	MULU	PRIOR	-	DIV	DIVU	DIVL	DIVLU
xC	ROL	ROL	ROR	ROR	SHL	SHL	SHR	SHR
хD	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR
хE	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR
хF	BSET	BSET	BSET	BSET	BSET	BSET	BSET	BSET

- **Note:** Both ordering schemes (hexadecimal opcode and mnemonic) are provided in more detailled lists in the following sections of this manual.
- **Note:** The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices. They are *marked* in the cross-reference table.

	8x	9x	Ax	Bx	Сх	Dx	Ex	Fx
x0	CMPI1	CMPI2	CMPD1	CMPD2	MOVBZ	MOVBS	MOV	MOV
x1	NEG	CPL	NEGB	CPLB	-	AT/EXTR	MOVB	MOVB
x2	CMPI1	CMPI2	CMPD1	CMPD2	MOVBZ	MOVBS	PCALL	MOV
х3	-	-	-	-	-	-	-	MOVB
x4	MOV	MOV	MOVB	MOVB	MOV	MOV	MOVB	MOVB
x5	-	-	DISWDT	EINIT	MOVBZ	MOVBS	-	-
x6	CMPI1	CMPI2	CMPD1	CMPD2	SCXT	SCXT	MOV	MOV
x7	IDLE	PWRDN	SRVWDT	SRST	-	EXTP/S/R	MOVB	MOVB
x8	MOV	MOV	MOV	MOV	MOV	MOV	MOV	-
x9	MOVB	MOVB	MOVB	MOVB	MOVB	MOVB	MOVB	-
хA	JB	JNB	JBC	JNBS	CALLA	CALLS	JMPA	JMPS
хB	-	TRAP	CALLI	CALLR	RET	RETS	RETP	RETI
xC	-	JMPI	ASHR	ASHR	NOP	EXTP/S/R	PUSH	POP
хD	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR
хE	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR
хF	BSET	BSET	BSET	BSET	BSET	BSET	BSET	BSET

Mnemonic	Addressing	ModesBytes		Mnemonic	Addressing	ModesBytes	
ADD[B] ADDC[B] AND[B]	Rwn Rwn Rwn	Rwm 1) [Rwi] 1) [Rwi+1 1)	222	CPL[B] NEG[B]	Rwn	1)	2
OR[B] SUB[B]	Rwn	#data3 1)	2	DIV DIVL DIVLU	Rwn		2
SUBC[B] XOR[B]	reg reg mem	#data16 ² / mem reg	4 4 4	DIVU MUL	Rwn	Rwm	2
ASHR ROL / ROR SHL / SHR	Rwn Rwn	Rwm #data4	2 2	CMPD1/2 CMPI1/2	Rwn Rwn Rwn	#data4 #data16 mem	2 4 4
BAND BCMP BMOV BMOVN BOR / BXOR	bitaddrZ.z	bitaddrQ.q	4	CMP[B]	Rwn Rwn Rwn Rwn reg reg	Rwm 1) [Rwi] 1) [Rwi+] 1) #data3 1) #data16 2) mem 2)	2 2 2 2 4 4
BCLR BSET	bitaddrQ.q		2	CALLA JMPA	СС	caddr	4
BFLDH BFLDL	bitoffQ	#mask8 #data8	4	CALLI JMPI	CC	[Rwn]	2
MOV[B]	Rwn Rwn	Rwm ¹⁾ #data4 ¹⁾	2 2	CALLS JMPS	seg	caddr	4
	Rwn	$\begin{bmatrix} Rwm \end{bmatrix} \qquad \stackrel{1}{1} \\ \begin{bmatrix} Rwm + 1 \\ 1 \end{bmatrix}$	2	CALLR	rel		2
	[Rwm]	Rwn ¹⁾	2	JMPR	CC	rel	2
	[-Rwm] [Rwn] [Rwn+] [Rwn]	Rwn ¹⁾ [Rwm] [Rwm] [Rwm+]	2 2 2 2	JB JBC JNB JNBS	bitaddrQ.q	rel	4
		2)		PCALL	reg	caddr	4
	reg Rwn [Rwm+#d16]	#data16 ²⁾ [Rwm+#d16] ¹⁾ Rwn ¹⁾	4 4 4	POP PUSH RETP	reg		2
	[Rwn] mem	mem [Rwn] mem	4 4 4	SCXT	reg reg	#data16 mem	4 4
	mem	reg	4	PRIOR	Rwn	Rwm	2
MOVBS	Rwn	Rbm	2	TRAP	#trap7		2
MOVBZ	reg mem	mem reg	4 4	ATOMIC EXTR	#irang2	3)	2
EXTS EXTSR	Rwm #seg	#irang2 ³⁾ #irang2	2 4	EXTP EXTPR	Rwm #pag	#irang2 ³⁾ #irang2	2 4
NOP RET RETI RETS	-		2	SRST/IDLE PWRDN SRVWDT DISWDT EINIT	-		4

LINI 1
 ¹⁾ Byte oriented instructions (suffix 'B') use Rb instead of Rw (not with [Rwn]!).
 ²⁾ Byte oriented instructions (suffix 'B') use #data8 instead of #data16.
 ³⁾ The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

3 Instruction Set Summary

This chapter summarizes the instructions by listing them according to their functional class. This allows to identify the right instruction(s) for a specific required function.

The following notes apply to this summary:

Data Addressing Modes

Rw:	-	Word GPR (R0, R1, , R15)
Rb:	_	Byte GPR (RL0, RH0,, RL7, RH7)
reg:	_	SFR or GPR (in case of a byte operation on an SFR, only the low byte can be accessed via 'reg')
mem:	_	Direct word or byte memory location
[]:	-	Indirect word or byte memory location (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed)
bitaddr:	_	Direct bit in the bit-addressable memory area
bitoff:	_	Direct word in the bit-addressable memory area
#data:	-	Immediate constant (The number of significant bits which can be specified by the user is represented by the respective appendix 'x')
#mask8:	_	Immediate 8-bit mask used for bit-field modifications

Multiply and Divide Operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

Branch Target Addressing Modes

- caddr: Direct 16-bit jump target address (Updates the Instruction Pointer)
 seg: Direct 2-bit segment address (Updates the Code Segment Pointer)
 rel: Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction
- #trap7: Immediate 7-bit trap or interrupt number.

Extension Operations

The EXT* instructions override the standard DPP addressing scheme:

- #pag10: Immediate 10-bit page address.
- #seg8: Immediate 8-bit segment address.

Note: The EXTended instructions are not available in the SAB 8XC166(W) devices.

Branch Condition Codes

cc:

Symbolically specifiable condition codes

cc_UC	_	Unconditional
cc_Z	_	Zero
cc_NZ	_	Not Zero
cc_V	—	Overflow
cc_NV	—	No Overflow
cc_N	—	Negative
cc_NN	—	Not Negative
cc_C	—	Carry
cc_NC	—	No Carry
cc_EQ	—	Equal
cc_NE	_	Not Equal
cc_ULT	—	Unsigned Less Than
cc_ULE	—	Unsigned Less Than or Equal
cc_UGE	_	Unsigned Greater Than or Equal
cc_UGT	—	Unsigned Greater Than
cc_SLE	—	Signed Less Than or Equal
cc_SGE	—	Signed Greater Than or Equal
cc_SGT	—	Signed Greater Than
cc_NET	-	Not Equal and Not End-of-Table

Instruction Set Summary

Mnemonic	Description	Bytes
		-

Arithmetic Operations

ADD	Rw, Rw	Add direct word GPR to direct GPR	2
ADD	Rw, [Rw]	Add indirect word memory to direct GPR	2
ADD	Rw, [Rw +]	Add indirect word memory to direct GPR and post- increment source pointer by 2	2
ADD	Rw, #data3	Add immediate word data to direct GPR	2
ADD	reg, #data16	Add immediate word data to direct register	4
ADD	reg, mem	Add direct word memory to direct register	4
ADD	mem, reg	Add direct word register to direct memory	4
ADDB	Rb, Rb	Add direct byte GPR to direct GPR	2
ADDB	Rb, [Rw]	Add indirect byte memory to direct GPR	2
ADDB	Rb, [Rw +]	Add indirect byte memory to direct GPR and post-increment source pointer by 1	2
ADDB	Rb, #data3	Add immediate byte data to direct GPR	2
ADDB	reg, #data8	Add immediate byte data to direct register	4
ADDB	reg, mem	Add direct byte memory to direct register	4
ADDB	mem, reg	Add direct byte register to direct memory	4
ADDC	Rw, Rw	Add direct word GPR to direct GPR with Carry	2
ADDC	Rw, [Rw]	Add indirect word memory to direct GPR with Carry	2
ADDC	Rw, [Rw +]	Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2	2
ADDC	Rw, #data3	Add immediate word data to direct GPR with Carry	2
ADDC	reg, #data16	Add immediate word data to direct register with Carry	4
ADDC	reg, mem	Add direct word memory to direct register with Carry	4
ADDC	mem, reg	Add direct word register to direct memory with Carry	4
ADDCB	Rb, Rb	Add direct byte GPR to direct GPR with Carry	2
ADDCB	Rb, [Rw]	Add indirect byte memory to direct GPR with Carry	2
ADDCB	Rb, [Rw +]	Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1	2
ADDCB	Rb, #data3	Add immediate byte data to direct GPR with Carry	2
ADDCB	reg, #data8	Add immediate byte data to direct register with Carry	4
ADDCB	reg, mem	Add direct byte memory to direct register with Carry	4

Mnemonic	Description	Bytes

Arithmetic Operations (cont'd)

ADDCB	mem, reg	Add direct byte register to direct memory with Carry	4
SUB	Rw, Rw	Subtract direct word GPR from direct GPR	2
SUB	Rw, [Rw]	Subtract indirect word memory from direct GPR	2
SUB	Rw, [Rw +]	Subtract indirect word memory from direct GPR and post-increment source pointer by 2	2
SUB	Rw, #data3	Subtract immediate word data from direct GPR	2
SUB	reg, #data16	Subtract immediate word data from direct register	4
SUB	reg, mem	Subtract direct word memory from direct register	4
SUB	mem, reg	Subtract direct word register from direct memory	4
SUBB	Rb, Rb	Subtract direct byte GPR from direct GPR	2
SUBB	Rb, [Rw]	Subtract indirect byte memory from direct GPR	2
SUBB	Rb, [Rw +]	Subtract indirect byte memory from direct GPR and post-increment source pointer by 1	2
SUBB	Rb, #data3	Subtract immediate byte data from direct GPR	2
SUBB	reg, #data8	Subtract immediate byte data from direct register	4
SUBB	reg, mem	Subtract direct byte memory from direct register	4
SUBB	mem, reg	Subtract direct byte register from direct memory	4
SUBC	Rw, Rw	Subtract direct word GPR from direct GPR with Carry	2
SUBC	Rw, [Rw]	Subtract indirect word memory from direct GPR with Carry	2
SUBC	Rw, [Rw +]	Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2	2
SUBC	Rw, #data3	Subtract immediate word data from direct GPR with Carry	2
SUBC	reg, #data16	Subtract immediate word data from direct register with Carry	4
SUBC	reg, mem	Subtract direct word memory from direct register with Carry	4
SUBC	mem, reg	Subtract direct word register from direct memory with Carry	4
SUBCB	Rb, Rb	Subtract direct byte GPR from direct GPR with Carry	2
SUBCB	Rb, [Rw]	Subtract indirect byte memory from direct GPR with Carry	2
SUBCB	Rb, [Rw +]	Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1	2
SUBCB	Rb, #data3	Subtract immediate byte data from direct GPR with Carry	2
SUBCB	reg, #data8	Subtract immediate byte data from direct register with Carry	4

Mnemonic	Description	Bytes
		,

Arithmetic Operations (cont'd)

SUBCB	reg, mem	Subtract direct byte memory from direct register with Carry	4
SUBCB	mem, reg	Subtract direct byte register from direct memory with Carry	4
MUL	Rw, Rw	Signed multiply direct GPR by direct GPR (16-16-bit)	2
MULU	Rw, Rw	Unsigned multiply direct GPR by direct GPR (16-16-bit)	2
DIV	Rw	Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL	Rw	Signed long divide register MD by direct GPR (32-/16-bit)	2
DIVLU	Rw	Unsigned long divide register MD by direct GPR (32-/16-bit)	2
DIVU	Rw	Unsigned divide register MDL by direct GPR (16-/16-bit)	2
CPL	Rw	Complement direct word GPR	2
CPLB	Rb	Complement direct byte GPR	2
NEG	Rw	Negate direct word GPR	2
NEGB	Rb	Negate direct byte GPR	2

Logical Instructions

AND	Rw, Rw	Bitwise AND direct word GPR with direct GPR	2
AND	Rw, [Rw]	Bitwise AND indirect word memory with direct GPR	2
AND	Rw, [Rw +]	Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2	2
AND	Rw, #data3	Bitwise AND immediate word data with direct GPR	2
AND	reg, #data16	Bitwise AND immediate word data with direct register	4
AND	reg, mem	Bitwise AND direct word memory with direct register	4
AND	mem, reg	Bitwise AND direct word register with direct memory	4
ANDB	Rb, Rb	Bitwise AND direct byte GPR with direct GPR	2
ANDB	Rb, [Rw]	Bitwise AND indirect byte memory with direct GPR	2
ANDB	Rb, [Rw +]	Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1	2
ANDB	Rb, #data3	Bitwise AND immediate byte data with direct GPR	2
ANDB	reg, #data8	Bitwise AND immediate byte data with direct register	4
ANDB	reg, mem	Bitwise AND direct byte memory with direct register	4
ANDB	mem, reg	Bitwise AND direct byte register with direct memory	4

Mnemonic	Description	Bytes
		-

Logical Instructions (cont'd)

OR	Rw, Rw	Bitwise OR direct word GPR with direct GPR	2
OR	Rw, [Rw]	Bitwise OR indirect word memory with direct GPR	2
OR	Rw, [Rw +]	Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2	2
OR	Rw, #data3	Bitwise OR immediate word data with direct GPR	2
OR	reg, #data16	Bitwise OR immediate word data with direct register	4
OR	reg, mem	Bitwise OR direct word memory with direct register	4
OR	mem, reg	Bitwise OR direct word register with direct memory	4
ORB	Rb, Rb	Bitwise OR direct byte GPR with direct GPR	2
ORB	Rb, [Rw]	Bitwise OR indirect byte memory with direct GPR	2
ORB	Rb, [Rw +]	Bitwise OR indirect byte memory with direct GPR and post-increment source pointer by 1	2
ORB	Rb, #data3	Bitwise OR immediate byte data with direct GPR	2
ORB	reg, #data8	Bitwise OR immediate byte data with direct register	4
ORB	reg, mem	Bitwise OR direct byte memory with direct register	4
ORB	mem, reg	Bitwise OR direct byte register with direct memory	4
XOR	Rw, Rw	Bitwise XOR direct word GPR with direct GPR	2
XOR	Rw, [Rw]	Bitwise XOR indirect word memory with direct GPR	2
XOR	Rw, [Rw +]	Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2	2
XOR	Rw, #data3	Bitwise XOR immediate word data with direct GPR	2
XOR	reg, #data16	Bitwise XOR immediate word data with direct register	4
XOR	reg, mem	Bitwise XOR direct word memory with direct register	4
XOR	mem, reg	Bitwise XOR direct word register with direct memory	4
XORB	Rb, Rb	Bitwise XOR direct byte GPR with direct GPR	2
XORB	Rb, [Rw]	Bitwise XOR indirect byte memory with direct GPR	2
XORB	Rb, [Rw +]	Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1	2
XORB	Rb, #data3	Bitwise XOR immediate byte data with direct GPR	2
XORB	reg, #data8	Bitwise XOR immediate byte data with direct register	4
XORB	reg, mem	Bitwise XOR direct byte memory with direct register	4
XORB	mem, reg	Bitwise XOR direct byte register with direct memory	4

Mnemonic	Description	Bytes

Boolean Bit Manipulation Operations

BCLR	bitaddr	Clear direct bit	2
BSET	bitaddr	Set direct bit	2
BMOV	bitaddr, bitaddr	Move direct bit to direct bit	4
BMOVN	bitaddr, bitaddr	Move negated direct bit to direct bit	4
BAND	bitaddr, bitaddr	AND direct bit with direct bit	4
BOR	bitaddr, bitaddr	OR direct bit with direct bit	4
BXOR	bitaddr, bitaddr	XOR direct bit with direct bit	4
BCMP	bitaddr, bitaddr	Compare direct bit to direct bit	4
BFLDH	bitoff, #mask8, #data8	Bitwise modify masked high byte of bit-addressable direct word memory with immediate data	4
BFLDL	bitoff, #mask8, #data8	Bitwise modify masked low byte of bit-addressable direct word memory with immediate data	4
CMP	Rw, Rw	Compare direct word GPR to direct GPR	2
CMP	Rw, [Rw]	Compare indirect word memory to direct GPR	2
CMP	Rw, [Rw +]	Compare indirect word memory to direct GPR and post-increment source pointer by 2	2
CMP	Rw, #data3	Compare immediate word data to direct GPR	2
CMP	reg, #data16	Compare immediate word data to direct register	4
CMP	reg, mem	Compare direct word memory to direct register	4
СМРВ	Rb, Rb	Compare direct byte GPR to direct GPR	2
СМРВ	Rb, [Rw]	Compare indirect byte memory to direct GPR	2
CMPB	Rb, [Rw +]	Compare indirect byte memory to direct GPR and post-increment source pointer by 1	2
СМРВ	Rb, #data3	Compare immediate byte data to direct GPR	2
СМРВ	reg, #data8	Compare immediate byte data to direct register	4
СМРВ	reg, mem	Compare direct byte memory to direct register	4

Compare and Loop Control Instructions

CMPD1	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 1	2
CMPD1	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 1	4

Mnemonic	Description	Bytes

Compare and Loop Control Instructions (cont'd)

CMPD1	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 1	4
CMPD2	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 2	2
CMPD2	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 2	4
CMPD2	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 2	4
CMPI1	Rw, #data4	Compare immediate word data to direct GPR and increment GPR by 1	2
CMPI1	Rw, #data16	Compare immediate word data to direct GPR and increment GPR by 1	4
CMPI1	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 1	4
CMPI2	Rw, #data4	Compare immediate word data to direct GPR and increment GPR by 2	2
CMPI2	Rw, #data16	Compare immediate word data to direct GPR and increment GPR by 2	4
CMPI2	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 2	4

Prioritize Instruction

PRIOR	Rw, Rw	Determine number of shift cycles to normalize direct	2
		word GPR and store result in direct word GPR	

Shift and Rotate Instructions

SHL	Rw, Rw	Shift left direct word GPR; number of shift cycles specified by direct GPR	2
SHL	Rw, #data4	Shift left direct word GPR; number of shift cycles specified by immediate data	2
SHR	Rw, Rw	Shift right direct word GPR; number of shift cycles specified by direct GPR	2

Mnemonic	Description	Bytes
		-,

Shift and Rotate Instructions (cont'd)

SHR	Rw, #data4	Shift right direct word GPR; number of shift cycles specified by immediate data	2
ROL	Rw, Rw	Rotate left direct word GPR; number of shift cycles specified by direct GPR	2
ROL	Rw, #data4	Rotate left direct word GPR; number of shift cycles specified by immediate data	2
ROR	Rw, Rw	Rotate right direct word GPR; number of shift cycles specified by direct GPR	2
ROR	Rw, #data4	Rotate right direct word GPR; number of shift cycles specified by immediate data	2
ASHR	Rw, Rw	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR	2
ASHR	Rw, #data4	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data	2

Data Movement

MOV	Rw, Rw	Move direct word GPR to direct GPR	2
MOV	Rw, #data4	Move immediate word data to direct GPR	2
MOV	reg, #data16	Move immediate word data to direct register	4
MOV	Rw, [Rw]	Move indirect word memory to direct GPR	2
MOV	Rw, [Rw +]	Move indirect word memory to direct GPR and post-increment source pointer by 2	2
MOV	[Rw], Rw	Move direct word GPR to indirect memory	2
MOV	[-Rw], Rw	Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory	2
MOV	[Rw], [Rw]	Move indirect word memory to indirect memory	2
MOV	[Rw +], [Rw]	Move indirect word memory to indirect memory and post-increment destination pointer by 2	2
MOV	[Rw], [Rw +]	Move indirect word memory to indirect memory and post-increment source pointer by 2	2
MOV	Rw, [Rw + #data16]	Move indirect word memory by base plus constant to direct GPR	4
MOV	[Rw + #data16], Rw	Move direct word GPR to indirect memory by base plus constant	4

Mnemonic	Description	Bytes
	Description	Dyico

Data Movement (cont'd)

MOV	[Rw], mem	Move direct word memory to indirect memory	4
MOV	mem, [Rw]	Move indirect word memory to direct memory	4
MOV	reg, mem	Move direct word memory to direct register	4
MOV	mem, reg	Move direct word register to direct memory	4
MOVB	Rb, Rb	Move direct byte GPR to direct GPR	2
MOVB	Rb, #data4	Move immediate byte data to direct GPR	2
MOVB	reg, #data8	Move immediate byte data to direct register	4
MOVB	Rb, [Rw]	Move indirect byte memory to direct GPR	2
MOVB	Rb, [Rw +]	Move indirect byte memory to direct GPR and post-increment source pointer by 1	2
MOVB	[Rw], Rb	Move direct byte GPR to indirect memory	2
MOVB	[-Rw], Rb	Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory	2
MOVB	[Rw], [Rw]	Move indirect byte memory to indirect memory	2
MOVB	[Rw +], [Rw]	Move indirect byte memory to indirect memory and post-increment destination pointer by 1	2
MOVB	[Rw], [Rw +]	Move indirect byte memory to indirect memory and post-increment source pointer by 1	2
MOVB	Rb, [Rw + #data16]	Move indirect byte memory by base plus constant to direct GPR	4
MOVB	[Rw + #data16], Rb	Move direct byte GPR to indirect memory by base plus constant	4
MOVB	[Rw], mem	Move direct byte memory to indirect memory	4
MOVB	mem, [Rw]	Move indirect byte memory to direct memory	4
MOVB	reg, mem	Move direct byte memory to direct register	4
MOVB	mem, reg	Move direct byte register to direct memory	4
MOVBS	Rw, Rb	Move direct byte GPR with sign extension to direct word GPR	2
MOVBS	reg, mem	Move direct byte memory with sign extension to direct word register	4
MOVBS	mem, reg	Move direct byte register with sign extension to direct word memory	4

Mnemonic Description E	Bytes
------------------------	-------

Data Movement (cont'd)

MOVBZ	Rw, Rb	Move direct byte GPR with zero extension to direct word GPR	2
MOVBZ	reg, mem	Move direct byte memory with zero extension to direct word register	4
MOVBZ	mem, reg	Move direct byte register with zero extension to direct word memory	4

Jump and Call Operations

JMPA	cc, caddr	Jump absolute if condition is met	4
JMPI	cc, [Rw]	Jump indirect if condition is met	2
JMPR	cc, rel	Jump relative if condition is met	2
JMPS	seg, caddr	Jump absolute to a code segment	4
JB	bitaddr, rel	Jump relative if direct bit is set	4
JBC	bitaddr, rel	Jump relative and clear bit if direct bit is set	4
JNB	bitaddr, rel	Jump relative if direct bit is not set	4
JNBS	bitaddr, rel	Jump relative and set bit if direct bit is not set	4
CALLA	cc, caddr	Call absolute subroutine if condition is met	4
CALLI	cc, [Rw]	Call indirect subroutine if condition is met	2
CALLR	rel	Call relative subroutine	2
CALLS	seg, caddr	Call absolute subroutine in any code segment	4
PCALL	reg, caddr	Push direct word register onto system stack and call absolute subroutine	4
TRAP	#trap7	Call interrupt service routine via immediate trap number	2

System Stack Operations

POP	reg	Pop direct word register from system stack	2
PUSH	reg	Push direct word register onto system stack	2
SCXT	reg, #data16	Push direct word register onto system stack und update register with immediate data	4
SCXT	reg, mem	Push direct word register onto system stack und update register with direct memory	4

Mnemonic	Description	Bytes
Mnemonic	Description	Bytes

Return Operations

RET		Return from intra-segment subroutine	2
RETS		Return from inter-segment subroutine	2
RETP	reg	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI		Return from interrupt service subroutine	2

System Control

SRST		Software Reset		4
IDLE		Enter Idle Mode		4
PWRDN		Enter Power Down Mode (supposes MMI-pin being low)		4
SRVWDT		Service Watchdog Timer		4
DISWDT		Disable Watchdog Timer		4
EINIT		Signify End-of-Initialization on RSTOUT-pin		4
ATOMIC	#irang2	Begin ATOMIC sequence	*)	2
EXTR	#irang2	Begin EXTended Register sequence	*)	2
EXTP	Rw, #irang2	Begin EXTended Page sequence	*)	2
EXTP	#pag10, #irang2	Begin EXTended Page sequence	*)	4
EXTPR	Rw, #irang2	Begin EXTended Page and Register sequence	*)	2
EXTPR	#pag10, #irang2	Begin EXTended Page and Register sequence	*)	4
EXTS	Rw, #irang2	Begin EXTended Segment sequence	*)	2
EXTS	#seg8, #irang2	Begin EXTended Segment sequence	*)	4
EXTSR	Rw, #irang2	Begin EXTended Segment and Register sequence	*)	2
EXTSR	#seg8, #irang2	Begin EXTended Segment and Register sequence	*)	4

Miscellaneous

NOP	Null operation	2

^{*)} The EXTended instructions are not available in the SAB 8XC166(W) devices.

4 Instruction Opcodes

The following pages list the instructions of the 16-bit microcontrollers ordered by their hexadecimal opcodes. This helps to identify specific instructions when reading executable code, ie. during the debugging phase.

Notes for Opcode Lists

1) These instructions are encoded by means of additional bits in the operand field of the instruction

х0 _Н – х7 _Н :	Rw, #data3	or	Rb, #data3
x8 _H – xB _H :	Rw, [Rw]	or	Rb, [Rw]
xC _H – xF _H :	Rw, [Rw +]	or	Rb, [Rw +]

For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.

2) These instructions are encoded by means of additional bits in the operand field of the instruction

00xx.xxxx _B :	EXTS	or	ATOMIC
01xx.xxxx _B :	EXTP		
10xx.xxxx _B :	EXTSR	or	EXTR
11xx.xxxx _B :	EXTPR		

The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

Notes on the JMPR Instructions

The condition code to be tested for the JMPR instructions is specified by the opcode. Two mnemonic representation alternatives exist for some of the condition codes.

Notes on the BCLR and BSET Instructions

The position of the bit to be set or to be cleared is specified by the opcode. The operand 'bitoff.n' (n = 0 to 15) refers to a particular bit within a bit-addressable word.

Notes on the Undefined Opcodes

A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

Hex- code	Num- ber of Bytes	Mnemonic	Operands		Hex- code	Num- ber of Bytes	Mnemonic	Operands
00	2	ADD	Rw, Rw		20	2	SUB	Rw, Rw
01	2	ADDB	Rb, Rb		21	2	SUBB	Rb, Rb
02	4	ADD	reg, mem		22	4	SUB	reg, mem
03	4	ADDB	reg, mem		23	4	SUBB	reg, mem
04	4	ADD	mem, reg		24	4	SUB	mem, reg
05	4	ADDB	mem, reg		25	4	SUBB	mem, reg
06	4	ADD	reg, #data16		26	4	SUB	reg, #data16
07	4	ADDB	reg, #data8		27	4	SUBB	reg, #data8
08	2	ADD	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾		28	2	SUB	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾
09	2	ADDB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾		29	2	SUBB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾
0A	4	BFLDL	bitoff, #mask8, #data8		2A	4	BCMP	bitaddr, bitaddr
0B	2	MUL	Rw, Rw		2B	2	PRIOR	Rw, Rw
0C	2	ROL	Rw, Rw		2C	2	ROR	Rw, Rw
0D	2	JMPR	cc_UC, rel		2D	2	JMPR	cc_EQ, rel or cc_Z, rel
0E	2	BCLR	bitoff.0		2E	2	BCLR	bitoff.2
0F	2	BSET	bitoff.0		2F	2	BSET	bitoff.2
10	2	ADDC	Rw, Rw	-	30	2	SUBC	Rw, Rw
11	2	ADDCB	Rb, Rb		31	2	SUBCB	Rb, Rb
12	4	ADDC	reg, mem		32	4	SUBC	reg, mem
13	4	ADDCB	reg, mem		33	4	SUBCB	reg, mem
14	4	ADDC	mem, reg		34	4	SUBC	mem, reg
15	4	ADDCB	mem, reg		35	4	SUBCB	mem, reg
16	4	ADDC	reg, #data16		36	4	SUBC	reg, #data16
17	4	ADDCB	reg, #data8		37	4	SUBCB	reg, #data8
18	2	ADDC	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾		38	2	SUBC	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾
19	2	ADDCB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾		39	2	SUBCB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾
1A	4	BFLDH	bitoff, #mask8, #data8		ЗA	4	BMOVN	bitaddr, bitaddr
1B	2	MULU	Rw, Rw		3B	-	-	-
1C	2	ROL	Rw, #data4		3C	2	ROR	Rw, #data4
1D	2	JMPR	cc_NET, rel		3D	2	JMPR	cc_NE, rel or cc_NZ, rel
1E	2	BCLR	bitoff.1		3E	2	BCLR	bitoff.3
1F	2	BSET	bitoff.1		3F	2	BSET	bitoff.3

Hex- code	Num- ber of Bytes	Mnemonic	Operands		Operands		Operands		Operands		Operands		Operands		Operands		Hex- code	Num- ber of Bytes	Mnemonic	Operands
40	2	CMP	Rw, Rw		60	2	AND	Rw, Rw												
41	2	CMPB	Rb, Rb		61	2	ANDB	Rb, Rb												
42	4	CMP	reg, mem		62	4	AND	reg, mem												
43	4	CMPB	reg, mem		63	4	ANDB	reg, mem												
44	-	-	-		64	4	AND	mem, reg												
45	-	-	-		65	4	ANDB	mem, reg												
46	4	CMP	reg, #data16		66	4	AND	reg, #data16												
47	4	СМРВ	reg, #data8		67	4	ANDB	reg, #data8												
48	2	CMP	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾		68	2	AND	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾												
49	2	CMPB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾		69	2	ANDB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾												
4A	4	BMOV	bitaddr, bitaddr		6A	4	BAND	bitaddr, bitaddr												
4B	2	DIV	Rw		6B	2	DIVL	Rw												
4C	2	SHL	Rw, Rw		6C	2	SHR	Rw, Rw												
4D	2	JMPR	cc_V, rel		6D	2	JMPR	cc_N, rel												
4E	2	BCLR	bitoff.4		6E	2	BCLR	bitoff.6												
4F	2	BSET	bitoff.4		6F	2	BSET	bitoff.6												
50	2	XOR	Rw, Rw		70	2	OR	Rw, Rw												
51	2	XORB	Rb, Rb		71	2	ORB	Rb, Rb												
52	4	XOR	reg, mem		72	4	OR	reg, mem												
53	4	XORB	reg, mem		73	4	ORB	reg, mem												
54	4	XOR	mem, reg		74	4	OR	mem, reg												
55	4	XORB	mem, reg		75	4	ORB	mem, reg												
56	4	XOR	reg, #data16		76	4	OR	reg, #data16												
57	4	XORB	reg, #data8		77	4	ORB	reg, #data8												
58	2	XOR	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾		78	2	OR	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 ¹⁾												
59	2	XORB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 ¹⁾		79	2	ORB	Rb, [Rw +] or Rb, [Rw] or Rb. #data3 ¹⁾												
5A	4	BOR	bitaddr, bitaddr		7A	4	BXOR	bitaddr, bitaddr												
5B	2	DIVU	Rw		7B	2	DIVLU	Rw												
5C	2	SHL	Rw, #data4		7C	2	SHR	Rw, #data4												
5D	2	JMPR	cc_NV, rel		7D	2	JMPR	cc_NN, rel												
5E 5F	2 2	BCLR BSET	bitoff.5 bitoff.5		7E 7F	2 2	BCLR BSET	bitoff.7 bitoff.7												

Hex- code	Num- ber of Bytes	Mnemonic	Operands	Hex- code	Num- ber of Bytes	Mnemonic	Operands
80	2	CMPI1	Rw, #data4	A0	2	CMPD1	Rw, #data4
81	2	NEG	Rw	A1	2	NEGB	Rb
82	4	CMPI1	Rw, mem	A2	4	CMPD1	Rw, mem
83	-	-	-	A3	-	-	-
84	4	MOV	[Rw], mem	A4	4	MOVB	[Rw], mem
85	-	-	-	A5	4	DISWDT	
86	4	CMPI1	Rw, #data16	A6	4	CMPD1	Rw, #data16
87	4	IDLE		A7	4	SRVWDT	
88	2	MOV	[-Rw], Rw	A8	2	MOV	Rw, [Rw]
89	2	MOVB	[-Rw], Rb	A9	2	MOVB	Rb, [Rw]
8A	4	JB	bitaddr, rel	AA	4	JBC	bitaddr, rel
8B	_	_	_	ΔR	2	CALLI	cc [Rw]
80	_	_	_		2		
8D	2	JMPR	cc_C, rel or	AD	2	JMPR	cc_SGT, rel
8E	2	BCLR	bitoff.8	AE	2	BCLR	bitoff.10
8F	2	BSET	bitoff.8	AF	2	BSET	bitoff.10
90	2	CMPI2	Rw. #data4	 B0	2	CMPD2	Rw. #data4
91	2	CPL	Rw	B1	2	CPLB	Rb
92	4	CMPI2	Rw, mem	B2	4	CMPD2	Rw, mem
93	-	-	-	B3	-	-	-
94	4	MOV	mem, [Rw]	B4	4	MOVB	mem, [Rw]
95	-	-	-	B5	4	EINIT	
96	4	CMPI2	Rw, #data16	B6	4	CMPD2	Rw, #data16
97	4	PWRDN		B7	4	SRST	
98	2	MOV	Rw, [Rw+]	 B8	2	MOV	[Rw], Rw
99	2		KD, [KW+] bitaddr. ral	BN BN	2	MOVB	[KW], Kb bitaddr. ral
9A	4	JIND	biladdr, rei	БА	4	JINB2	biladdr, rei
9B	2	TRAP	#trap7	BB	2	CALLR	rel
9C	2	JMPI	cc, [Rw]	BC	2	ASHR	Rw, #data4
9D	2	JMPR	cc_NC, rel or cc_UGE, rel	BD	2	JMPR	cc_SLE, rel
9E	2	BCLR	bitoff.9	BE	2	BCLR	bitoff.11
9F	2	BSET	bitoff.9	BF	2	BSET	bitoff.11

Hex- code	Num- ber of Bytes	Mnemonic	Operands	Hex- code	Num- ber of Bytes	Mnemonic	Operands
C0	2	MOVBZ	Rw, Rb	E0	2	MOV	Rw, #data4
C1	-	-	-	E1	2	MOVB	Rb, #data4
C2	4	MOVBZ	reg, mem	E2	4	PCALL	reg, caddr
C3	-	-	-	E3	-	-	-
C4	4	MOV	[Rw+#data16], Rw	E4	4	MOVB	[Rw+#data16], Rb
C5	4	MOVBZ	mem, reg	E5	-	-	-
C6	4	SCXT	reg, #data16	E6	4	MOV	reg, #data16
C7	-	-	-	E7	4	MOVB	reg, #data8
C8	2	MOV	[Rw], [Rw]	E8	2	MOV	[Rw], [Rw+]
C9	2	MOVB	[Rw], [Rw]	E9	2	MOVB	[Rw], [Rw+]
CA	4	CALLA	cc, addr	EA	4	JMPA	cc, caddr
СВ	2	RET		EB	2	RETP	rea
CC	2	NOP		EC	2	PUSH	rea
CD	2	JMPR	cc_SLT, rel	ED	2	JMPR	cc_UGT, rel
CE	2	BCLR	bitoff.12	EE	2	BCLR	bitoff.14
CF	2	BSET	bitoff.12	EF	2	BSET	bitoff.14
D0	2	MOVBS	Rw. Rb	F0	2	MOV	Rw. Rw
D1	2	ATOMIC or EXTR	#irang2 ²⁾	F1	2	MOVB	Rb, Rb
D2	4	MOVBS	reg, mem	F2	4	MOV	reg, mem
D3	-	-	-	F3	4	MOVB	reg, mem
D4	4	MOV	Rw, [Rw + #data16]	F4	4	MOVB	Rb, [Rw + #data16]
D5	4	MOVBS	mem, reg	F5	-	-	-
D6	4	SCXT	reg, mem	F6	4	MOV	mem, reg
D7	4	EXTP(R), EXTS(R)	#pag10,#irang2 #seg8, #irang2	F7	4	MOVB	mem, reg
D8	2	MOV	[Rw+], [Rw]	F8	-	-	-
D9	2	MOVB	[Rw+], [Rw]	F9	-	-	-
DA	4	CALLS	seg, caddr	FA	4	JMPS	seg, caddr
DB	2	RETS		FB	2	RETI	
DC	2	EXTP(R), EXTS(R)	Rw, #irang2 ²⁾	FC	2	POP	reg
DD	2	JMPR	cc_SGE, rel	FD	2	JMPR	cc_ULE, rel
DE	2	BCLR	bitoff.13	FE	2	BCLR	bitoff.15
DF	2	BSET	bitoff.13	FF	2	BSET	bitoff.15

5 Instruction Description

This chapter describes each instruction in detail. The instructions are ordered alphabetically, and the description contains the following elements:

•Instruction Name• Specifies the mnemonic opcode of the instruction in oversized bold lettering for easy reference. The mnemonics have been chosen with regard to the particular operation which is performed by the specified instruction.

•Syntax• Specifies the mnemonic opcode and the required formal operands of the instruction as used in the following subsection 'Operation'. There are instructions with either none, one, two or three operands, which must be separated from each other by commas:

MNEMONIC {op1 {,op2 {,op3 } } }

The syntax for the actual operands of an instruction depends on the selected addressing mode. All of the addressing modes available are summarized at the end of each single instruction description. In contrast to the syntax for the instructions described in the following, the assembler provides much more flexibility in writing C166 Family programs (e.g. by generic instructions and by automatically selecting appropriate addressing modes whenever possible), and thus it eases the use of the instruction set. For more information about this item please refer to the Assembler manual.

•Operation• This part presents a logical description of the operation performed by an instruction by means of a symbolic formula or a high level language construct.

The following symbols are used to represent data movement, arithmetic or logical operators.

Diadic operation	ons:(opX)		operator (opY)
\leftarrow	(opY)	is	MOVED into (opX)
+	(opX)	is	ADDED to (opY)
-	(opY)	is	SUBTRACTED from (opX)
*	(opX)	is	MULTIPLIED by (opY)
/	(opX)	is	DIVIDED by (opY)
^	(opX)	is	logically ANDed with (opY)
\vee	(opX)	is	logically OR ed with (opY)
\oplus	(opX)	is	logically EXCLUSIVELY ORed with (opY)
\Leftrightarrow	(opX)	is	COMPARED against (opY)
mod	(opX)	is	divided MODULO (opY)

Monadic operation	ons:		operator (opX)
-	(opX)	is	logically COMPLEMENTED

Missing or existing parentheses signify whether the used operand specifies an immediate constant value, an address or a pointer to an address as follows:

орХ	Specifies the immediate constant value of opX
(opX)	Specifies the contents of opX
(opX _n)	Specifies the contents of bit n of opX
((opX))	Specifies the contents of the contents of opX (ie. opX is used as pointer to the actual operand)

The following operands will also be used in the operational description:

CP	Context Pointer register
CSP	Code Segment Pointer register
IP	Instruction Pointer
MD	Multiply/Divide register (32 bits wide, consists of MDH and MDL)
MDL, MDH	Multiply/Divide Low and High registers (each 16 bit wide)
PSW	Program Status Word register
SP	System Stack Pointer register
SYSCON	System Configuration register
С	Carry condition flag in the PSW register
V	Overflow condition flag in the PSW register
SGTDIS	Segmentation Disable bit in the SYSCON register
count	Temporary variable for an intermediate storage of the number of shift or rotate cycles which remain to complete the shift or rotate operation
tmp	Temporary variable for an intermediate result
0, 1, 2,	Constant values due to the data format of the specified operation

•Data Types• This part specifies the particular data type according to the instruction. Basically, the following data types are possible:

BIT, BYTE, WORD, DOUBLEWORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type. Note that the data types mentioned in this subsection do not consider accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

•**Description**• This part provides a brief verbal description of the action that is executed by the respective instruction.

•Condition Code• This notifies that the respective instruction contains a condition code, so it is executed, if the specified condition is true, and is skipped, if it is false. The table below summarizes the 16 possible condition codes that can be used within Call and Branch instructions. The table shows the mnemonic abbreviations, the test that is executed for a specific condition and the internal representation by a 4-bit number.

Condition Code Mnemonic cc	Test	Description	Condition Code Number c
CC_UC	1 = 1	Unconditional	0 _H
cc_Z	Z = 1	Zero	2 _H
cc_NZ	Z = 0	Not zero	3 _H
cc_V	V = 1	Overflow	4 _H
cc_NV	V = 0	No overflow	5 _H
cc_N	N = 1	Negative	6 _H
cc_NN	N = 0	Not negative	7 _H
CC	C = 1	Carry	8 _H
cc_NC	C = 0	No carry	9 _H
cc_EQ	Z = 1	Equal	2 _H
cc_NE	Z = 0	Not equal	3 _H
cc_ULT	C = 1	Unsigned less than	8 _H
cc_ULE	(Z∨C) = 1	Unsigned less than or equal	F _H
cc_UGE	C = 0	Unsigned greater than or equal	9 _H
cc_UGT	(Z∨C) = 0	Unsigned greater than	E _H
cc_SLT	(N⊕V) = 1	Signed less than	C _H
cc_SLE	(Z∨(N⊕V)) = 1	Signed less than or equal	B _H
cc_SGE	(N⊕V) = 0	Signed greater than or equal	D _H
cc_SGT	$(Z \vee (N \oplus V)) = 0$	Signed greater than	A _H
cc_NET	(Z∨E) = 0	Not equal AND not end of table	1 _H

,*****,

•Condition Flags• This part reflects the state of the N, C, V, Z and E flags in the PSW register which is the state after execution of the corresponding instruction, except if the PSW register itself was specified as the destination operand of that instruction (see Note).

The resulting state of the flags is represented by symbols as follows:

The flag is set due to the following standard rules for the corresponding flag:

- N = 1 : MSB of the result is set
- N = 0 : MSB of the result is not set
- C = 1 : Carry occured during operation
- C = 0 : No Carry occured during operation
- V = 1 : Arithmetic Overflow occured during operation
- V = 0 : No Arithmetic Overflow occured during operation
- Z = 1 : Result equals zero
- Z = 0 : Result does not equal zero
- E = 1 : Source operand represents the lowest negative number (either 8000h for word data or 80h for byte data)
- E = 0 : Source operand does not represent the lowest negative number for the specified data type
- 'S' The flag is set due to rules which deviate from the described standard. For more details see instruction pages (below) or the ALU status flags description.
- '-' The flag is not affected by the operation.
- '0' The flag is cleared by the operation.
- 'NOR' The flag contains the logical NORing of the two specified bit operands.
- 'AND' The flag contains the logical ANDing of the two specified bit operands.
- 'OR' The flag contains the logical ORing of the two specified bit operands.
- 'XOR' The flag contains the logical XORing of the two specified bit operands.
- 'B' The flag contains the original value of the specified bit operand.
- 'B' The flag contains the complemented value of the specified bit operand.

Note: If the PSW register was specified as the destination operand of an instruction, the condition flags can not be interpreted as just described, because the PSW register is modified depending on the data format of the instruction as follows:

For word operations, the PSW register is overwritten with the word result. For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten. For bit or bit-field operations on the PSW register, only the specified bits are modified. Supposed that the condition flags were not selected as destination bits, they stay unchanged. This means that they keep the state after execution of the previous instruction.

In any case, if the PSW was the destination operand of an instruction, the PSW flags do NOT represent the condition flags of this instruction as usual.

•Addressing Modes• This part specifies which combinations of different addressing modes are available for the required operands. Mostly, the selected addressing mode combination is specified by the opcode of the corresponding instruction. However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.

The addressing mode entries are made up of three elements:

Mnemonic Shows an example of what operands the respective instruction will accept.

Format This part specifies the format of the instructions as it is represented in the assembler listing. The figure below shows the reference between the instruction format representation of the assembler and the corresponding internal organization of such an instruction format (N = nibble = 4 bits).

The following symbols are used to describe the instruction formats:

00_{H} through FF_{H}	: Instruction Opcodes
0, 1	: Constant Values
:	: Each of the 4 characters immediately following a colon represents a single bit
:ii	: 2-bit short GPR address (Rwi)
SS	: Code segment number (seg). 8-bit for C165/7, 2-bit (:ss) for SAB8xC166
:##	: 2-bit immediate constant (#irang2)
:.###	: 3-bit immediate constant (#data3)
С	: 4-bit condition code specification (cc)
n	: 4-bit short GPR address (Rwn or Rbn)
m	: 4-bit short GPR address (Rwm or Rbm)
q	: 4-bit position of the source bit within the word specified by QQ
Z	: 4-bit position of the destination bit within the word specified by ZZ
#	: 4-bit immediate constant (#data4)
t:tttO	: 7-bit trap number (#trap7)
QQ	: 8-bit word address of the source bit (bitoff)
rr	: 8-bit relative target address word offset (rel)
RR	: 8-bit word address reg
ZZ	: 8-bit word address of the destination bit (bitoff)
##	: 8-bit immediate constant (#data8)
## xx	: 8-bit immediate constant (represented by #data16, byte xx is not significant)
@@	: 8-bit immediate constant (#mask8)
MM MM	: 16-bit address (mem or caddr; low byte, high byte)
## ##	: 16-bit immediate constant (#data16; low byte, high byte)

Number of Bytes Specifies the size of an instruction in bytes. All C166 Family instructions consist of either 2 or 4 bytes. Regarding the instruction size, all instructions can be classified as either single word or double word instructions.



Figure 5-1: Instruction Format Representation

Notes on the ATOMIC and EXTended Instructions

These instructions (ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR) disable standard and PEC interrupts and class A traps during a sequence of the following 1...4 instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instruction additionally change the addressing mechanism during this sequence (see detailled instruction description).

The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC and EXTended instructions.

CAUTION: When a Class B trap interupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine will run under standard conditions!

CAUTION: Be careful, when using the ATOMIC and EXTended instructions with other system control or branch instructions.

CAUTION: Be careful, when using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of such a sequence, ie. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.

Note: The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

The following pages of this section contain a detailled description of each instruction of the C166 Family in alphabetical order.

SIEMENS

ADD	Integer Addition						ADD		
Syntax	ADD	op1,	op2						
Operation	(op1) ← (op1) + (op2)						
Data Types	WORD								
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2 and the destination operand specified by op1. The sum is then stored in op1.								
Condition Flags	Е	z	v	С	N				
-	*	*	*	*	*				
	 E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table. Z Set if result equals zero. Cleared otherwise. V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise. 								
	C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.								
	N Set if the most significant bit of the result is set. Cleared otherwise.								
Addressing Modes	Mnemoni	с			Form	at	Bytes		
	ADD	Rw _n ,	Rw _n , Rw _m			n	2		
	ADD	Rw _n ,	Rw _n , [Rw _i]			10ii	2		
	ADD	Rw _n ,	[Rw _i +]		08 n:	11ii	2		
	ADD	DD Rw _n ,			08 n:0###		2		
	ADD	reg, #	¢data16		06 R	4			
	ADD	reg, r	nem	em		R MM MM	4		
	ADD	mem	mem, reg			R MM MM	4		

ADDB	Integer Addition						ADDB			
Syntax	ADDB	op1, (op2							
Operation	(op1) ← ((op1) + (op2)							
Data Types	BYTE	BYTE								
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2 and the destination operand specified by op1. The sum is ther stored in op1.									
Condition Flags	Е	z	v	С	N					
U	*	*	*	*	*]				
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set if result equals zero. Cleared otherwise.									
	V Set if an arithmetic overflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.									
	C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.									
	N Set if t	the most	t significa	ant bit of	the resu	It is set. Cleared	otherwise.			
Addressing Modes	Mnemoni	с			Form	iat	Bytes			
	ADDB	Rb _n ,	Rb _n , Rb _m			n	2			
	ADDB	DDB Rb _n , [F		[Rw _i]		10ii	2			
	ADDB	Rb _n , [Rw _i +]			09 n:	11ii	2			
	ADDB	Rb _n , #data3			09 n:0###		2			
	ADDB	reg, #data16			07 RR ## xx		4			
	ADDB	reg, mem			03 R	4				
	ADDB	mem	, reg		05 R	R MM MM	4			

ADDC	Integer Addition with Carry						ADDC		
Syntax	ADDC	op1, (op2						
Operation	(op1) ← (op1) + (op2) + (C)								
Data Types	WORD								
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.								
Condition Flags	Е	z	V	С	Ν				
-	*	S	*	*	*]			
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.Z Set if result equals zero and previous Z flag was set. Cleared otherwise.								
	V Set if an arithmetic overflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.								
	C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.								
	N Set if the most significant bit of the result is set. Cleared otherwise.								
Addressing Modes	Mnemoni	С			Form	at	Bytes		
	ADDC	Rw _n ,	Rw _n , Rw _m			n	2		
	ADDC	Rw _n ,	[Rw _i]		18 n:10ii		2		
	ADDC	Rw _n , [Rw _i +]			18 n:11ii		2		
	ADDC	Rw _n , #data3			18 n:0###		2		
	ADDC	reg, #data16			16 RR ## ##		4		
	ADDC	reg, r	nem		12 R		4		
	ADDC	mem	, reg		14 R	4			

ADDCB	Int	ADDCB									
Syntax	ADDCB	op1, (op2								
Operation	$(op1) \leftarrow (op1)$	(op1) ← (op1) + (op2) + (C)									
Data Types	BYTE	BYTE									
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.										
Condition Flags	Е	z	v	С	Ν						
-	*	S	*	*	*						
	 E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table. Z Set if result equals zero and previous Z flag was set Cleared otherwise. 										
	V Set if an arithmetic overflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.										
	C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.										
	N Set if the most significant bit of the result is set. Cleared otherwise.										
Addressing Modes	Mnemonic	;			Form	at	Bytes				
	ADDCB Rb _n , Rb _m				11 nr	n	2				
	ADDCB	;B Rb _n , [Rw _i]			19 n:10ii		2				
	ADDCB	Rb _n , [Rw _i +]		19 n:11ii		2					
	ADDCB	Rb _n , #data3			19 n:0###		2				
	ADDCB	reg, #data16			17 RR ## xx		4				
	ADDCB	reg, mem			13 R	R MM MM	4				
	ADDCB mem, reg				15 R	R MM MM	4				

SIEMENS

AND		L		AND						
Syntax	AND	op1, oj	p2							
Operation	(op1) ← (op1) ^ (o	p2)							
Data Types	WORD									
Description	Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.									
Condition Flags	Е	z	v	С	N					
	*	*	0	0	*					
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set if result equals zero. Cleared otherwise.									
	V Always cleared.									
	C Always cleared.									
	N Set if the most significant bit of the result is set. Cleared otherwise.									
Addressing Modes	Mnemoni	5			Form	at	Bytes			
	AND	Rw _n , F	Rw _n , Rw _m			n	2			
	AND	Rw _n , [I	Rw _n , [Rw _i]			10ii	2			
	AND	Rw _n , [I	Rw _i +]		68 n:	11ii	2			
	AND	Rw _n , #	data3		68 n:	0###	2			
	AND	reg, #c	lata16		66 R	66 RR ## ##				
	AND	reg, mem			62 RR MM MM 4					
	AND	mem, I	reg		64 R	R MM MM	4			
ANDB		L	ogica	I AND			ANDB			
------------------	-------------------------------	-----------------------	-------------------------	----------------------	-------------------------	------------------------------------	-----------------------------------			
Syntax	ANDB	op1, d	op2							
Operation	(op1) ← (op1) ^ (op2)							
Data Types	BYTE									
Description	Performs and the d op1.	a bitwis estinatic	e logical on opera	AND of nd specif	the sour ied by o	ce operand spe p1. The result i	cified by op2 s then stored in			
Condition Flags	E	z	v	С	N					
	*	*	0	0	*					
	E Set if t Cleare	he value d otherv	e of op2 r wise. Use	epresen ed to sig	ts the lov nal the e	vest possible ne nd of a table.	egative number.			
	Z Set if r	esult eq	uals zer	o. Cleare	ed otherv	vise.				
	V Always	s cleared	d.							
	C Always	s cleared	d.							
	N Set if t	he most	significa	ant bit of	the resu	lt is set. Cleare	d otherwise.			
Addressing Modes	Mnemoni	c			Form	nat	Bytes			
	ANDB	Rb _n , I	Rb _m		61 nr	m	2			
	ANDB	Rb _n ,	[Rw _i]		69 n:	10ii	2			
	ANDB	Rb _n ,	[Rw _i +]		69 n:	:11ii	2			
	ANDB	Rb _n , a	#data3		69 n:	0###	2			
	ANDB	reg, #	data16		67 R	R ## xx	4			
	ANDB	reg, n	nem		63 R	R MM MM	4			
	ANDB	mem,	reg		65 R	R MM MM	4			

ASHR

Arithmetic Shift Right

ASHR

Syntax	AS	SHR	op1, d	op2				
Operation	(C) (V) (C) (V) (C) (V) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	$\begin{array}{l} \text{count}) \leftarrow 0 \\) \leftarrow 0 \\) \leftarrow 0 \\ \text{O WHILE} \\ \end{pmatrix} \leftarrow (\text{C}) \leftarrow (\text{O}) \leftarrow (\text{op} \\) \leftarrow (\text{op} 1_{\text{n}}) \leftarrow 0 \\ \text{count}) \leftarrow 0 \\ \text{ND WHIL} \end{array}$	(op2) : (coun ∨ (V) 1 ₀) (op1 _{n+1} (count	t) ≠ 0 ₁) [n=0) - 1	14]			
Data Types	W	ORD						
Description	Ar tim ori ze Th Ca Gl	ithmetica nes as sp iginal ope ros if the ne Overfl arry. Only PR as the	ally shif becified erand d origina ow flag / shift v e count	its the de in the so op1, the r al MSB w is used values be t control,	stination ource op nost sigr /as a 0 o as a Rou etween 0 only the	word erand hificant r with o inding and 1 least s	operand op1 right by a op2. To preserve the s bits of the result are f ones if the original MSI flag. The LSB is shifte 5 are allowed. When u significant 4 bits are us	is many sign of the illed with B was a 1 ed into the ising a sed.
Condition Flags		Е	Z	V	С	Ν		
		0	*	S	S	*		
	E	Always	cleared	d.				
	Z	Set if re	sult eq	uals zero	o. Cleare	d othe	rwise.	
	V	Set if in flag. Cle	any cy eared fo	vcle of the or a shift	e shift op count of	eratio zero.	n a 1 is shifted out of th	he carry
	С	The car Cleared	ry flag I for a s	is set ac shift cour	cording t It of zero	o the I	ast LSB shifted out of	op1.
	Ν	Set if th	e most	significa	Int bit of	the res	sult is set. Cleared othe	erwise.
Addressing Modes	Mr	nemonic				For	mat	Bytes
	AS	SHR	Rw _n ,	Rw _m		AC	nm	2
	AS	SHR	Rw _n ,	#data4		BC	#n	2

Begin ATOMIC Sequence

ATOMIC

Syntax	ATOMIC	op1					
Operation	(count) ← Disable i DO WHI Next Ins (count) ← END WH (count) = Enable in	 – (op1) nterrupts LE ((countruction) ← (countruction) ⅢLE Ω nterrupts 	[1 ≤ op1 s and Cla nt) ≠ 0 A t) - 1 and trap	≤ 4] ass A tra ND Clas os	ps s_B_trap	•_condition ≠ T	TRUE)
Description	Causes s disabled becomes Dependin sequenc executed cycles or sense. A	standard for a spe immedi ng on the e extend I after the hold sta ny instru	and PE ecified nu ately act e value o s over th e ATOM tes to be action typ	C interru umber of ive such of op1, th ne seque IC instru e execute be can be	pts and c instruction that no a re period nce of th ction. All red are reg re used wi	class A hardwa ons. The ATO additional NOF of validity of th e next 1 to 4 in instructions re garded as one ith the ATOMI	are traps to be MIC instruction Ps are required. The ATOMIC Instructions being equiring multiple instruction in this C instruction.
Note	The ATC The ATC	MIC inst MIC inst	truction r truction i	must be s not ava	used care ailable in	efully (see intro the SAB 8XC1	oductory note). 166(W) devices.
Condition Flags	Е	z	v	С	Ν		
	-	-	-	-	-		
	E Not a	ffected.				-	
	Z Not a	ffected.					
	V Not a	ffected.					
	C Not a	ffected.					
	N Not a	ffected.					
Addressing Modes	Mnemon	ic			Form	ıat	Bytes
	ATOMIC	#iran	g2		D1 :0)0##-0	2

BAND		Bi	t Logio	cal ANI	כ		BAND
Syntax	BAND	op1, (op2				
Operation	(op1) ←	(op1) ^ (op2)				
Data Types	BIT						
Description	Performs the destir	a single	e bit logic t specifie	cal AND c ed by op1	of the sou . The rea	urce bit specifies sult is then store	ed by op2 and red in op1.
Condition Flags	E	z	v	С	N	-	
	0	NOR	OR	AND	XOR		
	E Alway	s cleare	d.			-	
	Z Conta	ins the l	ogical N	OR of the	e two spe	ecified bits.	
	V Conta	ins the l	ogical O	R of the t	wo spec	ified bits.	
	C Conta	ins the l	ogical A	ND of the	e two spe	ecified bits.	
	N Conta	ins the l	ogical X	OR of the	e two spe	ecified bits.	
Addressing Modes	Mnemoni BAND	ic bitado	dr _{Z.z} , bit	addr _{Q.q}	Form 6A Q	at Q ZZ qz	Bytes 4

BCLR			Bit C	lear		BCLR
Syntax	BCLR	op1				
Operation	(op1) ←	0				
Data Types	BIT					
Description	CLears t peripher	he bit sp al and sy	ecified b stem co	y op1. Tł ntrol.	nis instru	ction is primarily used for
Condition Flags	E	Z	v	С	N	1
	0	B	0	0	В	
	E Alwa	ys cleare	d.			
	Z Conta	ains the l	ogical ne	egation of	f the prev	vious state of the specified bit.
	V Alwa	ys cleare	d.			
	C Alway	ys cleare	d.			
	N Conta	ains the p	orevious	state of t	he speci	fied bit.
Addressing Modes	Mnemor	nic			Form	at Bytes
	BCLR	bitade	dr _{Q.q}		qE Q	Q 2

BCMP		Bit	to Bit (Compa	re		BCMP
Syntax	BCMP	op1, d	op2				
Operation	(op1) ⇔	(op2)					
Data Types	BIT						
Description	Performs op1 to the instructio	a single e source n. Only t	bit com bit spec he condi	parison c ified by c tion code	of the sou operand o es are up	urce bit spe op2. No res odated.	cified by operand sult is written by this
Note:	The mea from the	ning of th meaning	ne condit of the fla	ion flags ags for th	for the I ne other	BCMP instruction	uction is different structions.
Condition Flags	E	Z	V	С	N	1	
	0	NOR	OR	AND	XOR		
	E Alway	s cleared	d.				
	Z Conta	ins the lo	ogical NO	DR of the	e two spe	ecified bits.	
	V Conta	ins the lo	ogical OF	R of the t	wo spec	ified bits.	
	C Conta	ins the lo	ogical AN	ND of the	two spe	cified bits.	
	N Conta	ins the lo	ogical XC	OR of the	two spe	ecified bits.	
Addressing Modes	Mnemon BCMP	ic bitado	dr _{Z.z} , bita	addr _{Q.q}	Form 2A Q	at Q ZZ qz	Bytes 4

BFLDH		Bit	Field H	ligh By	/te		BFLDH
Syntax	BFLDH	op1,	ор2, ор3	3			
Operation	(tmp) ← (high by (op1) ←	- (op1) /te (tmp)) - (tmp)	\leftarrow ((high	n byte (tm	ıp) ∧ ¬o	p2) ∨ op3)	
Data Types	WORD						
Description	Replace which a spondin	es those b re selecte ng position	its in the d by a '1 is in the	e high byt ' in the A OR masl	e of the ND mas specifie	destination w sk op2 with th ed by op3.	ord operand op1 e bits at the corre-
Note:	op1 bits bit of bo Otherwi	which sh oth the AN ise a '1' in	all rema ID mask op3 will	in unchai op2 and set the c	nged mu the OR correspo	st have a '0' i mask op3. nding op1 bit	in the respective (see "Operation").
Condition Flags	E	z	v	С	Ν		
	0	*	0	0	*		
	E Alwa	ays cleare	d.			-	
	Z Set i	f the word	l result e	quals ze	ro. Cleai	red otherwise).
	V Alwa	ays cleare	d.				
	C Alwa	ays cleare	d.				
	N Set i wise	f the mos	t signific	ant bit of	the word	d result is set	. Cleared other-
Addressing Modes	Mnemo	nic			Form	nat	Bytes
	BFLDH	bitoff	_Q , #masl	k ₈ , #data	8 1A Q	Q ## @@	4

BFLDL			Bit	Field L	.ow By	te		BFLDL
Syntax	BI	FLDL	op1, o	op2, op3	5			
Operation	(tr (lc (o	mp) \leftarrow (ow byte p1) \leftarrow ((op1) (tmp)) ← (tmp)	– ((low b	oyte (tmp)) ∧ ¬op2	!) ∨ op3)	
Data Types	W	'ORD						
Description	Re wl sp	eplaces hich are oonding	those b selecte position	its in the d by a '1 s in the	low byte in the A OR mask	of the c ND mas specifie	lestination wo k op2 with the ed by op3.	ord operand op1 e bits at the corre-
Note:	op bi ^r Oʻ	o1 bits v t of both therwise	which sh n the AN e a '1' in	all remai D mask op3 will	in unchar op2 and set the c	nged mu the OR i orrespor	st have a '0' i mask op3. nding op1 bit	n the respective (see "Operation").
Condition Flags		Е	z	v	С	Ν	_	
		0	*	0	0	*		
	E	Alway	s cleare	d.			L	
	Z	Set if	the word	result e	quals zei	o. Clear	ed otherwise	
	V	Alway	s cleare	d.				
	С	Alway	s cleare	d.				
	N	Set if wise.	the most	significa	ant bit of	the word	d result is set.	Cleared other-
Addressing Modes	М	nemoni	ic			Form	at	Bytes
	Bl	FLDL	bitoff ₍	ر, #masł	k ₈ , #data	3 0A Q	Q@@##	4

BMOV		Bi	it to Bi	t Move)	BMOV
Syntax	BMOV	op1, (op2			
Operation	(op1) ←	(op2)				
Data Types	BIT					
Description	Moves a tination o flags are	single bi perand s updated	t from th specified accordi	e source by op1. ngly.	operand The sou	I specified by op2 into the des- rce bit is examined and the
Condition Flags	E	Z	v	С	N	-
	0	B	0	0	В	
	E Alway	s cleare	d.			
	Z Conta	ins the lo	ogical ne	gation of	the prev	vious state of the source bit.
	V Alway	s cleare	d.			
	C Alway	s cleare	d.			
	N Conta	ins the p	orevious	state of t	he sourc	e bit.
Addressing Modes	Mnemon BMOV	ic bitado	dr _{Z.z} , bita	addr _{Q.q}	Form 4A Q	at Bytes Q ZZ qz 4

BMOVN

BI	M	0	VN	J	E
	WI.		V I		

Bit to Bit Move and Negate

•			-					
Syntax	BMOAN	op1, d	op2					
Operation	$(op1) \leftarrow \neg(op2)$							
Data Types	BIT							
Description	Moves th by op2 in examined	e comple to the de d and the	ement of estinatior e flags ar	a single n operand re update	bit from d specifie d accore			
Condition Flags	Е	z	v	С	Ν			
	0	B	0	0	В			
	E Alway	s cleared	d.					
	Z Conta	ins the lo	ogical ne	egation of	f the prev			
	V Alway	s cleared	d.					
	C Alway	s cleared	d.					
	N Conta	ins the p	revious	state of t	he sourc			
Addressing Modes	Mnemon	ic			Form			
	BMOVN	bitado	dr _{Z.z} , bita	addr _{Q.q}	3A Q			

BOR	Bit Logical OR						BOR
Syntax	BOR	op1, (op2				
Operation	(op1) ←	(op1)	op2)				
Data Types	BIT						
Description	Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.						
Condition Flags	Е	Z	v	С	N	_	
	0	NOR	OR	AND	XOR		
	E Always cleared.						
	Z Contains the logical NOR of the two specified bits.						
	V Conta	ains the le	ogical O	R of the t	wo spec	ified bits.	
	C Contains the logical AND of the two specified bits.						
	N Conta	ains the le	ogical X	OR of the	e two spe	ecified bits.	
Addressing Modes	Mnemon BOR	ic bitado	dr _{Z.z} , bita	addr _{Q.q}	Form 5A Q	at Q ZZ qz	Bytes 4

BSET			BSET			
Syntax	BSET	op1				
Operation	(op1) ← 1					
Data Types	BIT					
Description	Sets the because of the sets the sets of the set of the	oit specif system c	fied by o control.	p1. This	instructio	on is primarily used for periph-
Condition Flags	E	z	v	С	N	
	0	B	0	0	В	
	E Alway	s cleare	d.			
	Z Contai	ins the lo	ogical ne	egation of	f the prev	vious state of the specified bit.
	V Alway	s cleare	d.			
	C Alway	s cleare	d.			
	N Contai	ins the p	orevious	state of t	he speci	fied bit.
Addressing Modes	Mnemoni	C			Form	at Bytes
	BSET	bitado	dr _{Q.q}		qF Q	Q 2

BXOR	Bit Logical XOR					E	3XOR
Syntax	BXOR	op1, (op2				
Operation	(op1) ←	(op1) ⊕ ((op2)				
Data Types	BIT						
Description	Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.						
Condition Flags	E	Z	V	С	N	_	
	0	NOR	OR	AND	XOR		
	E Alway	/s cleare	d.			-	
	Z Contains the logical NOR of the two specified bits.V Contains the logical OR of the two specified bits.C Contains the logical AND of the two specified bits.						
	N Conta	ains the le	ogical X	OR of the	e two spe	ecified bits.	
Addressing Modes	Mnemon BXOR	ic bitado	dr _{Z.z} , bita	addr _{Q.q}	Form 7A Q	at Q ZZ qz	Bytes 4

CALLA	Call Su

Call Subroutine Absolute

CALLA

Syntax	CALLA	op1, op	p2					
Operation	IF (op1) THEN (SP) \leftarrow (SP) - 2 ((SP)) \leftarrow (IP) (IP) \leftarrow op2 ELSE next instruction END IF							
Description	If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.							
Condition Codes	See condition	on code	e table.					
Condition Flags	E -	Z	V -	C -	N -			
	E Not affe	cted.						

Z Not affected. V Not affected. C Not affected. N Not affected. Mnemonic Format Bytes CALLA cc, caddr CA c0 MM MM 4

CALLI		CALLI							
Syntax	CALLI	op1,	op2						
Operation	$\begin{array}{l} IF (op1) \\ (SP) \leftarrow (\\ ((SP)) \leftarrow \\ (IP) \leftarrow op \\ ELSE \\ next instrict \\ END IF \end{array}$	THEN SP) - 2 (IP) 52 ruction							
Description	If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.								
Condition Codes	See cond	dition coo	de table.						
Condition Flags	Е	z	v	С	Ν	_			
	-	-	-	-	-				
	E Not affected.								
	Z Not a	ffected.							
	V Not a	ffected.							
	C Not a	ffected.							
	N Not a	ffected.							
Addressing Modes	Mnemon	ic		Fo	ormat	Bytes			
	CALLI	cc, [F	(w _n]	A	3 cn	2			

CALLR

Call Subroutine Relative

CALLR

Syntax	CALLR op1
Operation	$(SP) \leftarrow (SP) - 2$ $((SP)) \leftarrow (IP)$ $(IP) \leftarrow (IP) + sign_extend (op1)$
Description	A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.
Condition Codes	See condition code table.

Condition Flags	Е	Ζ	۷	С	Ν	
	-	-	-	-	-	
	E Not a	ffected.				
	Z Not affected.					
	V Not a	ffected.				
	C Not a	ffected.				
	N Not a	ffected.				
Addressing Modes	Mnemon	ic		Fc	ormat	
	CALLR	rel		BE	3 rr	

Bytes

2

CALLS	Call Inter-Sea
UALLJ	Call Inter-Seg

Call Inter-Segment Subroutine

CALLS

Syntax	CALLS op1, op2	2
Operation	$(SP) \gets (SP) \text{ - } 2$	
	$((SP)) \gets (CSP)$	
	$(SP) \gets (SP) \text{ - } 2$	
	$((SP)) \gets (IP)$	
	$(CSP) \gets op1$	
	$(IP) \gets op1$	

- **Description** A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.
- **Condition Codes** See condition code table.

Condition Flags	E	Z	V	С	Ν		
	-	-	-	-	-		
	E Not af	fected.					
	Z Not af	fected.					
	V Not af	fected.					
	C Not af	fected.					
	N Not af	fected.					
Addressing Modes	Mnemoni	ic		Fo	ormat		
	CALLS	seg, c	caddr	DA	A SS MM	MM	

CMP		Int	eger C	ompar		CMP			
Syntax	CMP	op1,	op2						
Operation	(op1) ⇔ ((op2)							
Data Types	WORD								
Description	The sourd specified op2 from operands	ce opera by op2 l op1. Th remain	and spec by perfor e flags a unchang	ified by c ming a 2 re set ac ged.	pp1 is con i's compl cording t	mpared to the so ement binary su to the rules of su	ource operand btraction of btraction. The		
Condition Flags	Е	z	v	С	Ν				
	*	*	*	S	*				
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.								
	Z Set if r	result ec	uals zer	o. Cleare	ed otherw	vise.			
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.								
	C Set if a borrow is generated. Cleared otherwise.								
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Cleared	otherwise.		
Addressing Modes	Mnemoni	с			Form	at	Bytes		
	CMP	Rw _n ,	Rw _m		40 nr	n	2		
	CMP	Rw _n ,	[Rw _i]		48 n:	10ii	2		
	CMP	Rw _n ,	[Rw _i +]		48 n:	11ii	2		
	CMP	Rw _n ,	#data3		48 n:	0###	2		
	CMP	reg, #	#data16		46 RI	R ## ##	4		
	CMP	reg, r	nem		42 RI	R MM MM	4		

СМРВ		Int	eger C		CMPB						
Syntax	СМРВ	op1, (op2								
Operation	(op1) ⇔ (op2)									
Data Types	BYTE										
Description	The source specified op2 from operands	ce opera by op2 l op1. Th remain	and speci by perfor e flags a unchang	ified by c ming a 2 re set ac jed.	op1 is cor 's complectoring t	mpared to the s ement binary s to the rules of s	source operand ubtraction of subtraction. The				
Condition Flags	Е	z	v	С	Ν						
	*	*	*	S	*						
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.										
	Z Set if r	esult eq	juals zero	o. Cleare	ed otherw	vise.					
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.										
	C Set if a borrow is generated. Cleared otherwise.										
	N Set if t	he most	t significa	ant bit of	the resul	lt is set. Cleare	d otherwise.				
Addressing Modes	Mnemoni	C			Form	at	Bytes				
	CMPB	Rb _n ,	Rb _m		41 nr	n	2				
	CMPB	Rb _n ,	[Rw _i]		49 n:	10ii	2				
	CMPB	Rb _n ,	[Rw _i +]		49 n:	11ii	2				
	CMPB	Rb _n ,	#data3		49 n:	0###	2				
	CMPB	reg, #	#data16		47 RI	R ## xx	4				
	CMPB	reg, r	nem		43 RI	R MM MM	4				

CMPD1	Integer	Comp	oare ar	nd Dec	rement	t by 1	CMPD1				
Syntax	CMPD1	op1,	op2								
Operation	$(op1) \Leftrightarrow (op1) \leftarrow (op1)$	$(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) - 1$									
Data Types	WORD										
Description	This instru loops. The operand s tion of op2 Once the one. Using tion with the any range	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	Е	z	v	С	Ν						
	*	*	*	S	*						
	E Set if tl Cleare	he value d other	e of op2 i wise. Us	represen ed to sig	ts the low nal the e	vest possible nd of a table	e negative number. e.				
	Z Set if r	esult ec	luals zer	o. Cleare	ed otherw	/ise.					
	V Set if a sented	an arithr I in the s	netic und specified	derflow o data typ	ccurred, e. Cleare	ie. the resu ed otherwise	It cannot be repre- e.				
	C Set if a	a borrow	/ is gene	rated. Cl	eared ot	herwise.					
	N Set if t	he most	t significa	ant bit of	the resul	lt is set. Cle	ared otherwise.				
Addressing Modes	Mnemonio)			Form	at	Bytes				
	CMPD1	Rw _n ,	#data4		A0 #r	า	2				
	CMPD1	Rw _n ,	#data16	;	A6 Fr	n ## ##	4				
	CMPD1	Rw _n ,	mem		A2 Fr	n MM MM	4				

CMPD2	Integer	Comp	oare ar	nd Dec	rement	t by 2	CMPD2				
Syntax	CMPD2	op1,	op2								
Operation	(op1) ⇔ ((op1) ← ($(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) - 2$									
Data Types	WORD	WORD									
Description	This instr loops. Th operand s tion of op Once the two. Usin tion with t any range	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	Е	z	v	С	Ν						
	*	*	*	S	*						
	E Set if t Cleare	he value ed other	e of op2 i wise. Us	represen ed to sig	ts the low nal the e	vest possibl nd of a table	e negative number. e.				
	Z Set if I	result ec	quals zer	o. Cleare	ed otherw	/ise.					
	V Set if a sented	an arithr d in the s	metic und specified	derflow o data typ	ccurred, e. Cleare	ie. the resu ed otherwise	It cannot be repre- e.				
	C Set if a	a borrov	v is gene	rated. Cl	eared ot	herwise.					
	N Set if t	the mos	t significa	ant bit of	the resul	t is set. Cle	ared otherwise.				
Addressing Modes	Mnemoni	с			Form	at	Bytes				
	CMPD2	Rw _n ,	#data4		B0 #r	ו	2				
	CMPD2	Rw _n ,	#data16	;	B6 Fr	n ## ##	4				
	CMPD2	Rw _n ,	mem		B2 Fr	n MM MM	4				

CMPI1	Integer	: by 1	CMPI1									
Syntax	CMPI1	op1, (op2									
Operation	(op1) ⇔ ((op1) ← ($(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) + 1$										
Data Types	WORD											
Description	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.											
Condition Flags	Е	z	v	С	N	_						
	*	*	*	S	*							
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.											
	Z Set if r	esult eq	luals zer	o. Cleare	ed otherw	vise.						
	V Set if a sented	an arithr I in the s	netic unc specified	derflow o data typ	ccurred, e. Cleare	ie. the result c ed otherwise.	annot be repre-					
	C Set if a	a borrow	ı is gene	rated. Cl	eared ot	herwise.						
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Cleare	ed otherwise.					
Addressing Modes	Mnemonio	5			Form	at	Bytes					
	CMPI1	Rw _n ,	#data4		80 #r	ı	2					
	CMPI1	Rw _n ,	#data16		86 Fr	ח ## ##	4					
	CMPI1	Rw _n ,	mem		82 Fr	n MM MM	4					

CMPI2	Integer	Com	pare a	nd Incr	rement	: by 2	CMPI2				
Syntax	CMPI2	op1,	op2								
Operation	(op1) ⇔ ((op1) ← ($(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) + 2$									
Data Types	WORD										
Description	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.										
Condition Flags	Е	z	v	С	Ν						
	*	*	*	S	*						
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.										
	Z Set if r	esult ec	quals zer	o. Cleare	ed otherw	vise.					
	V Set if a sented	an arithr I in the s	netic und specified	derflow o data typ	ccurred, e. Cleare	ie. the result or ed otherwise.	cannot be repre-				
	C Set if a	a borrow	v is gene	rated. Cl	eared ot	herwise.					
	N Set if t	he mos	t significa	ant bit of	the resu	lt is set. Cleare	ed otherwise.				
Addressing Modes	Mnemoni	С			Form	at	Bytes				
	CMPI2	Rw _n ,	#data4		90 #r	ו	2				
	CMPI2	Rw _n ,	#data16		96 Fr	ר ## ## 	4				
	CMPI2	Rw _n ,	mem		92 Fr	n MM MM	4				

CPL		CPL							
Syntax	CPL	op1							
Operation	(op1)	$\leftarrow \neg$ (op1)							
Data Types	WOR	D							
Description	Perfo result	rms a 1's c is stored b	compleme ack into c	ent of the op1.	source	operand spec	ified by op1. The		
Condition Flags	E	Z	v	С	N	1			
	*	*	0	0	*				
	 E Set if the value of op1 represents the lowest possible negative number Cleared otherwise. Used to signal the end of a table. 								
	Z Se	et if result e	quals zer	o. Cleare	ed otherw	vise.			
	V Alv	ways cleare	ed.						
	C Alv	ways cleare	ed.						
	N Se	et if the mos	st significa	ant bit of	the resu	lt is set. Cleai	red otherwise.		
Addressing Modes	Mnen	nonic			Form	at	Bytes		
	CPL	Rw _n			91 n0)	2		

CPLB	I	CPLB								
Syntax	CPL	op1								
Operation	(op1) ←	- –(op1)								
Data Types	BYTE									
Description	Perform result is	s a 1's c stored ba	ompleme ack into c	ent of the op1.	source	operand sp	ecified by op1. The			
Condition Flags	E	Z	v	С	N					
	*	*	0	0	*					
	E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set i	f result eo	quals zer	o. Cleare	ed otherw	/ise.				
	V Alwa	ys cleare	d.							
	C Alwa	ys cleare	d.							
	N Set i	f the mos	t significa	ant bit of	the resu	lt is set. Cle	eared otherwise.			
Addressing Modes	Mnemo	nic			Form	at	Bytes			
	CPLB	Rb _n			B1 n()	2			

DISWDT

Disable Watchdog Timer

DISWDT

- Syntax DISWDT
- **Operation** Disable the watchdog timer

Description This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Condition Flags		Е	Ζ	V	С	Ν
		-	-	-	-	-
	Е	Not af	fected.			
	Ζ	Not af				
	V	Not af	fected.			
	С	Not af	fected.			
	Ν	Not af	fected.			
Addressing Modes	M	nemoni	с		Fo	ormat
	DI	SWDT			A	5 5A A5 /

Bytes 4

DIV

DIV

16-by-16 Signed Division

Syntax DIV op1 Operation $(MDL) \leftarrow (MDL) / (op1)$ $(MDH) \leftarrow (MDL) \mod (op1)$ **Data Types** WORD Description Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH). Е **Condition Flags** Ζ V С Ν 0 * S 0 * E Always cleared. Z Set if result equals zero. Cleared otherwise. V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise. C Always cleared. N Set if the most significant bit of the result is set. Cleared otherwise. **Addressing Modes** Mnemonic Format **Bytes** DIV 2 Rwn 4B nn

DIVL

32-by-16 Signed Division

DIVL

Syntax	DIV	/L	op1								
Operation	$(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$										
Data Types	WC	WORD, DOUBLEWORD									
Description	Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).										
Condition Flags		Е	Z	V	С	Ν					
		0	*	S	0	*					
	E	Always	cleared	d.							
	Z	Set if re	esult eq	uals zero	o. Cleare	d otherw	<i>v</i> ise.				
	V Set if an arithmetic overflow occurred, ie. the result cannot be repre- sented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.										
	С	Always	cleared	d.							
	N	Set if th	ne most	significa	int bit of	the resul	t is set. Cleared otherwise.				
Addressing Modes	Mne	emonic	;			Form	at Byte	s			
	DIV	/L	Rw _n			6B nr	2				

DIVLU

32-by-16 Unsigned Division

DIVLU

Syntax	DI	IVLU	op1							
Operation	$(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$									
Data Types	W	WORD, DOUBLEWORD								
Description	Performs an extended unsigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).									
Condition Flags	E Z V C N									
		0	*	S	0	*				
	E	Alway	s cleared	d.						
	Z	Set if	result eq	uals zero	o. Cleare	d otherw	vise.			
	V	Set if a sented otherv	an arithm d in a wo vise.	netic ove ord data t	rflow oco ype, or if	curred, ie the divis	e. the result cann sor (op1) was ze	ot be repre- ro. Cleared		
	С	Alway	s cleared	d.						
	Ν	Set if	the most	significa	int bit of	the resul	t is set. Cleared	otherwise.		
Addressing Modes	M	nemoni	с			Form	at	Bytes		
	DI	IVLU	Rw _n			7B nr	ı	2		

DIVU

DIVU

16-by-16 Unsigned Division

Syntax DIVU op1 Operation $(MDL) \leftarrow (MDL) / (op1)$ $(MDH) \leftarrow (MDL) \mod (op1)$ **Data Types** WORD Description Performs an unsigned 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH). **Condition Flags** Е Ζ V С Ν 0 * S 0 * E Always cleared. Z Set if result equals zero. Cleared otherwise. V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise. C Always cleared. N Set if the most significant bit of the result is set. Cleared otherwise. **Addressing Modes** Mnemonic Format **Bytes** DIVU 2 Rwn 5B nn

EINIT		EINIT									
Syntax	EINIT	EINIT									
Operation	End of In	End of Initialization									
Description	This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time goes high. This enables the program to signal the external circuitry that has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidental executed, it is implemented as a protected instruction.										
Condition Flags	Е	z	v	С	Ν						
	-	-	-	-	-]					
	E Not at	ffected.									
	Z Not at	ffected.									
	V Not at	ffected.									
	C Not at	ffected.									
	N Not at	ffected.									
Addressing Modes	Mnemon	ic		Fc	ormat	Bytes					
	EINIT			B	5 4A B5	B5 4					

EXTR	Begin EXTended Register Sequence EX									
Syntax	EXTR	op1								
Operation	$(\operatorname{count}) \leftarrow (\operatorname{op1}) [1 \le \operatorname{op1} \le 4]$ Disable interrupts and Class A traps SFR_range = Extended DO WHILE ((count) $\ne 0$ AND Class_B_trap_condition \ne TRUE) Next Instruction (count) \leftarrow (count) - 1 END WHILE (count) = 0 SFR_range = Standard Enable interrupts and traps									
Description	Causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The value of op1 defines the length of the effected instruction sequence.									
Note	The EXTI The EXTI	R instruc R instruc	tion mu tion is n	st be use lot availa	d carefu ble in the	lly (see introduc e SAB 8XC166(¹	tory note). W) devices.			
Condition Flags	Е	Z	v	С	Ν	_				
	-	-	-	-	-					
	E Not af	fected.		•		1				
	Z Not af	fected.								
	V Not af	fected.								
	C Not af	fected.								
	N Not af	fected.								
Addressing Modes	Mnemoni EXTR	c #iranç	J2		Form D1 :1	at 0##-0	Bytes 2			

EXTP	Begin EXTended Page Sequence	EXTP
------	------------------------------	------

Syntax	EXTP	op1, (op2					
Operation	(count) ← Disable int Data_Page DO WHILE Next Instr (count) ← END WHII (count) = 0 Data_Page Enable inte	(op2) [e = (op E ((cour uction (count LE) e = (DP errupts	[1 ≤ op2 : 5 and Cla 1) nt) ≠ 0 AN) - 1 PPx) and trap	≤ 4] ss A trap ND Class s	os s_B_trap	o_condition ≠ TRUE)		
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their exe- cution, both standard and PEC interrupts and class A hardware traps are locked. The EXTP instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not deter- mined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indi- rect address as usual. The value of op2 defines the length of the effected instruction sequence.							
Note	The EXTP instruction must be used carefully (see introductory note). The EXTP instruction is not available in the SAB 8XC166(W) devices.							
Condition Flags	E	Z	v	С	Ν	7		
	-	-	-	-	-			
	E Not affe	ected.						
	Z Not affected.V Not affected.C Not affected.							
	N Not affe							
Addressing Modes	Mnemonic				Form	nat	Bytes	
	EXTP	Rwm,	, #irang2		DC :	01##-m	2	
	EXIP	#pag,	, #irang2		D7:(01##-0 pp 0:00pp	4	

EXTPR Begin EXTended Page and Register Sequence **EXTPR**

Syntax	EXTPR	op1, d	op2					
Operation	(count) ← Disable in Data_Pag DO WHIL Next Inst (count) ← END WHI (count) = Data_Pag Enable int	(op2) [terrupts ge = (op E ((cour ruction - (count LE 0 ge = (DP terrupts	1 ≤ op2 and Cla 1) AND S nt) ≠ 0 Al) - 1 Px) ANE and trap	≤ 4] ss A trap SFR_ran ND Class) SFR_ra s	os ge = Ext s_B_trap ange = S	ended o_condition ≠ TRI	JE)	
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. For any long ('mem') or indirect ([]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not deter- mined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indi- rect address as usual. The value of op2 defines the length of the effected instruction sequence.							
Note	The EXTR The EXTR	PR instru PR instru	uction mu uction is	ust be us not avail	ed care able in t	fully (see introduc he SAB 8XC166(ctory note). (W) devices.	
Condition Flags	E	Z -	v	С -	N -]		
	E Not aff Z Not aff V Not aff C Not aff N Not aff	ected. ected. ected. ected. ected.	<u> </u>	<u> </u>	<u> </u>			
Addressing Modes	Mnemonio EXTPR EXTPR	c Rwm, #pag,	, #irang2 #irang2		Form DC: D7:	nat 11##-m I1##-0 pp 0:00pp	Bytes 2 4	

EXTS	Begin EXTended Segment Sequence E								
Syntax	EXTS	op1, d	op2						
Operation	$(\operatorname{count}) \leftarrow (\operatorname{op2}) [1 \le \operatorname{op2} \le 4]$ Disable interrupts and Class A traps Data_Segment = (op1) DO WHILE ((count) $\ne 0$ AND Class_B_trap_condition $\ne TRUE$) Next Instruction (count) \leftarrow (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) Enable interrupts and traps								
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their exe- cution, both standard and PEC interrupts and class A hardware traps are locked. The EXTS instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in an EXTS instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.								
Note	The EXTS instruction must be used carefully (see introductory note). The EXTS instruction is not available in the SAB 8XC166(W) devices.								
Condition Flags	E	Z	V	С	Ν				

					1						
	-	-	-	-	-						
	E Not af	E Not affected.									
	Z Not affected.										
	V Not affected.										
	C Not af										
	N Not af	ffected.									
Addressing Modes	Mnemoni	ic			Form						
	EXTS	Rwm	, #irang2	2	DC :0						
	EXTS	#seg	, #irang2		D7 :0						

EXTSR Begin EXTended Segment and Register Sequence **EXTSR**

Syntax	EXTSR	op1,	op2								
Operation	(count) ← Disable in Data_Seg DO WHIL Next Inst (count) ← END WHI (count) = Data_Pag Enable int	(op2) terrupts jment = E ((count ruction - (count LE 0 je = (DF terrupts	[1 ≤ op2 s and Cla (op1) Al nt) ≠ 0 A :) - 1 PPx) ANI and trap	≤ 4] ass A trap ND SFR_ ND Class D SFR_ra	os _range = s_B_trap ange = S	Extended o_condition ≠ TRU	JE)				
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in an EXTSR instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0).										
Note	The EXTS	SR instr SR instr	uction m uction is	ust be us not avail	sed care able in t	fully (see introduc he SAB 8XC166(ctory note). (W) devices.				
Condition Flags	E - E Not aff Z Not aff V Not aff C Not aff	Z ected. ected. ected. ected. ected.	V	C	N -]					
Addressing Modes	Mnemonio EXTSR EXTSR	c Rwm #seg	, #irang2 , #irang2	2	Form DC : D7 :1	nat 10##-m 10##-0 ss 00	Bytes 2 4				
IDLE		IDLE									
------------------	--	---	--	--	---	--	--	--	--	--	--
Syntax	IDLE										
Operation	Enter Idl	Enter Idle Mode									
Description	This inst CPU is p powered insure th as a prot	ruction ca powered o I down ur at this ins tected ins	auses the down wh htil a peri struction struction.	e part to ille the pe pheral in is not ac	enter the eripheral terrupt o ccidentall	e idle mode. In this mode, the s remain running. It remains r external interrupt occurs. To y executed, it is implemented					
Condition Flags	Е	Z	V	С	N]					
	-	-	-	-	-						
	E Not affected.										
	Z Not affected.										
	V Not affected.										
	C Not a	ffected.									
	N Not a	ffected.									
Addressing Modes	Mnemon	nic		Fc	ormat	Bytes					
	IDLE			87	78 87 8	7 4					

JB

Syntax	JB	op1, o	p2						
Operation	IF (op1) = (IP) ← (IF ELSE Next Instr END IF	1 THEN P) + sign ruction	l _extend	(op2)					
Data Types	BIT								
Description	If the bit s tion of the The displa and count target add instruction instruction	pecified instruction instructi	by op1 is ion point is a two ative dis culation i specified uted.	s set, er, IP, s com tance s the a bit is o	program plus the plement in words. address o clear, the	exe spe num . The of th			
Condition Flags	E	z	v	С	N				
	-	-	-	-	-				
	E Not aff	ected.	·		·				
	Z Not affected.								
	V Not affected.								
	C Not aff	ected.							
	N Not aff	ected.							
Addressing Modes	Mnemonic	;		I	Format				
	JB	bitadd	r _{Q.q} , rel	8	BA QQ rr	q0			

JBC	Relativ	e Jum	p if Bit	t Set ai	nd Clea	ar Bit	JBC			
Syntax	JBC	op1, d	op2							
Operation	$IF (op1) = (0)$ $(op1) = (1)$ $(IP) \leftarrow (I)$ $ELSE$ $Next Ins$ $END IF$	= 1 THEI) P) + sigr truction	N n_extend	l (op2)						
Data Types	BIT									
Description	If the bit specified by op1 is set, program execution continues at the loca- tion of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is cleared, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction fol- lowing the JBC instruction. If the specified bit was clear, the instruction fol- lowing the JBC instruction is executed.									
Condition Flags	E	Z	v	С	N	1				
	0	B	0	0	В					
	E Always cleared.									
	Z Conta	ins logic	al negati	on of the	e previou	s state of the speci	fied bit.			
	V Alway	s cleared	d.							
	C Alway	s cleared	d.							
	N Conta	ins the p	revious	state of t	he speci	fied bit.				
Addressing Modes	Mnemon JBC	ic bitado	dr _{Q.q} , rel	Fc AA	ormat A QQ rr c	1 0	Bytes 4			

JMPA	Α	bsolut	e Con	ditiona	l Jump)	JMPA	7				
Syntax	JMPA	op1,	op2									
Operation	IF (op1) : (IP) ← o ELSE Next Ins END IF	= 1 THE p2 truction	N									
Description	If the cor specified and the i	If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.										
Condition Codes	See cond	dition co	de table.									
Condition Flags	E _	Z	v	С _	N _]						
	E Not affected.											
	Z Not affected.											
	V Not affected.											
	C NOT a	ffected.										
Addressing Modes	Mnemon JMPA	ic cc, ca	addr	F	ormat A c0 MM	MM	Bytes 4	3				

JMPI	I	JMPI									
Syntax	JMPI	op1, o	op2								
Operation	$\begin{array}{l} IF(op1) = 1 \ THEN \\ (IP) \leftarrow op2 \\ \\ ELSE \\ \\ Next \ Instruction \\ \\ \\ END \ IF \end{array}$										
Description	If the cor specified and the i	If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPI instruction is executed normally.									
Condition Codes	See con	dition coo	le table.								
Condition Flags	E	Z	v	C	N						
	E Nota Z Nota V Nota C Nota N Nota	ffected. ffected. ffected. ffected. ffected.									
Addressing Modes	Mnemon JMPI	iic cc, [R	(w _n]	Fc 90	ormat C cn	Bytes 2					

JMPR	
------	--

Relative Conditional Jump

JMPR

Syntax	JMPR	op1, c	pp2							
Operation	IF (op1) = (IP) ← (I ELSE Next Inst END IF	= 1 THEN P) + sigr	N n_extenc	I (op2)						
Description	If the con the locatio op2. The extended used in the lowing the execution instruction	dition sp on of the displace and cou ne target e JMPR i n continu n.	ecified b instruct ment is ints the r address instructions es norm	by op1 is ion point a two's c relative c calculat on. If the ally with	met, pro er, IP, pl complem listance ion is the specifie the instr	ogram execution continues at lus the specified displacement, ent number which is sign in words. The value of the IP e address of the instruction fol- d condition is not met, program uction following the JMPR				
Condition Codes	See cond	lition cod	le table.							
Condition Flags	E	Z	V	С	N]				
	-	-	-	-	-					
	E Not affected.									
	Z Not affected.									
	V Not affected.									
	C Not affected.									
	N Not af	fected.								
Addressing Modes	Mnemoni	с		Fc	ormat	Bytes				
	JMPR	cc, re	l	cE) rr	2				

JMPS	Absolute Inter-Segment Jump JN										
Syntax	JMPS	op1, o	p2								
Operation	(CSP) ← (IP) ← oj	· op1 p2									
Description	Branches the segm	s uncondit nent speci	tionally fied by	to the ab op1.	solute a	ddress spe	ecified by op2 within				
Condition Flags	Е	Z	v	С	Ν						
	-	-	-	-	-						
	E Not a	ffected.		I	I	J					
	Z Not affected.										
	V Not affected.										
	C Not affected.										
	N Not a	ffected.									
Addressing Modes	Mnemon	Mnemonic Format									
	JMPS	seg, ca	addr	FA	A SS MM	IMM	4				

JNB	
-----	--

Relative Jump if Bit Clear

JNB

Syntax	JNB	op1, c	pp2							
Operation	IF (op1) = (IP) ← (IF ELSE Next Inst END IF	0 THEN P) + sign	N n_extend	(op2)						
Data Types	BIT									
Description	If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.									
Condition Flags	Е	z	v	С	Ν					
	-	-	-	-	-					
	E Not affected.									
	Z Not affected.									
	V Not affected.									
	C Not affected.									
	N Not aff	ected.								
Addressing Modes	Mnemonio	;		F	ormat	Bytes				
	JNB	bitado	dr _{Q.q} , rel	9	A QQ rr q	0 4				

JNBS	Relative	e Jump	o if Bit	t Clear	and S	et Bit	JNBS		
Syntax	JNBS	op1, o	p2						
Operation	$IF (op1) = 1$ $(op1) \leftarrow (IF)$ $ELSE$ $Next InstrEND IF$	0 THEN P) + sign_ ruction	_extenc	I (op2)					
Data Types	BIT								
Description	If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. If the specified bit was set, the instruction following the JNBS instruction is executed.								
Condition Flags	E	Z	v	С	N				
	0	B	0	0	В				
	E Always	cleared							
	Z Contai	ns logica	l negati	ion of the	e previou	s state of the spe	ecified bit.		
	V Always cleared.								
	C Always	cleared							
	N Contai	ns the pr	evious	state of	the speci	fied bit.			
Addressing Modes	Mnemonic JNBS	bitaddı	r _{Q.q} , rel	Fo Bi	ormat A QQ rr c	qO	Bytes 4		

MOV				MOV						
Syntax	MOV	op1, c	p2							
Operation	$(op1) \leftarrow (op1)$	op2)								
Data Types	WORD									
Description	Moves the specified l is examine	e content by the de ed, and t	ts of the estinatio the conc	source c n operan lition cod	perand s d op1. T les are u	specified by op2 he contents of th pdated according	to the location e moved data gly.			
Condition Flags	Е	Z	V	С	Ν					
-	*	*	-	-	*]				
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set if the value of the source operand op2 equals zero. Cleared otherwise.									
	V Not aff	ected.								
	C Not aff	ected.								
	N Set if t otherw	he most vise.	significa	ant bit of	the sour	ce operand op2 i	s set. Cleared			
Addressing Modes	Mnemonio	C			Form	at	Bytes			
	MOV	Rw _n , I	Rw _m		F0 nr	m	2			
	MOV	Rw _n , a	#data4		E0 #I	n	2			
	MOV	reg, #	data16		E6 R	R ## ##	4			
	MOV	Rw _n , [[Rw _m]		A8 ni	m	2			
	MOV	Rw _n , [[Rw _m +]		98 nr	n	2			
	MOV	[Rw _m]	, Rw _n		B8 ni	m	2			
	MOV	[-Rw _m], Rw _n		88 nr	n	2			
	MOV	[Rw _n],	[Rw _m]		C8 n	m	2			
	MOV	[Rw _n +	·], [Rw _m]		D8 n	m	2			
	MOV	[Rw _n]	[Rw _m +]		E8 ni	m	2			
	MOV	Rw _n , I	Rw_+#0	data16]	D4 n	m ## ##	4			
	MOV	[Rw	⊦#data10	6], Rw ₂	C4 n	m ## ##	4			
	MOV	[Rw_]	mem	a,11	84 0n MM MM					
	MOV	mem	[Rw_1		94 0n MM MM 4					
	MOV	rea m	iem		F2 RR MM MM					
	MOV	mem.	reg		F6 R	R MM MM	4			

MOVB		Move I		MOVB							
Syntax	MOVB	op1, op2									
Operation	(op1) ← (op2)									
Data Types	BYTE										
Description	Moves the specified l is examine	e contents of the s by the destination ed, and the cond	source o n operan ition cod	perand specified d op1. The cont les are updated	d by op2 to the location ents of the moved data accordingly.						
Condition Flags	Е	z v	С	N							
	*	* -	-	*							
	E Set if th Cleare	he value of op2 re d otherwise. Use	epresent d to sigr	s the lowest pos hal the end of a t	sible negative number. able.						
	Z Set if t wise.	Z Set if the value of the source operand op2 equals zero. Cleared otherwise.									
	V Not aff	ected.									
	C Not aff	ected.									
	N Set if t otherw	he most significa ⁄ise.	nt bit of	the source opera	and op2 is set. Cleared						
Addressing Modes	Mnemonio	C		Format	Bytes						
	MOVB	Rb _n , Rb _m		F1 nm	2						
	MOVB	Rb _n , #data4		E1 #n	2						
	MOVB	reg, #data8		E7 RR ## xx	4						
	MOVB	Rb _n , [Rw _m]		A9 nm	2						
	MOVB	Rb _n , [Rw _m +]		99 nm	2						
	MOVB	[Rw _m], Rb _n		B9 nm	2						
	MOVB	[-Rw _m], Rb _n		89 nm	2						
	MOVB	[Rw _n], [Rw _m]		C9 nm	2						
	MOVB	[Rw _n +], [Rw _m]		D9 nm	2						
	MOVB	[Rw _n], [Rw _m +]		E9 nm	2						
	MOVB	Rb _n , [Rw _m +#d	ata16]	F4 nm ## ##	4						
	MOVB	[Rw _m +#data16	6], Rb _n	E4 nm ## ##	4						
	MOVB	[Rw _n], mem	•* II	A4 0n MM M	M 4						
	MOVB	mem. [Rw_]		B4 0n MM M	M 4						
	MOVB	reg. mem		F3 RR MM M	1M 4						
	MOVB	mem, reg		F7 RR MM M	1M 4						

MOVBS

Move Byte Sign Extend

MOVBS

Syntax	MOVBS	op1,	op2				
Operation	(low byte IF (op2 ₇) (high by ELSE (high by END IF	e op1) ←) = 1 THE te op1) ∢ te op1) ∢	(op2) EN – FF _H – 00 _H				
Data Types	WORD,	BYTE					
Description	Moves a to the wo tents of t accordin	nd sign e ord location he moveo gly.	extends t on speci d data is	he conte fied by th examine	nts of the le destina d, and th	e source byte sp ation operand o ne condition cod	pecified by op2 p1. The con- es are updated
Condition Flags	E	Z	V	С	N	_	
	0	*	-	-	*		
	E Alway Z Set if wise. V Not a C Not a	/s cleare the value ffected. ffected.	d. e of the s	source op	berand o	p2 equals zero.	Cleared other-
	N Set if other	the most wise.	t significa	ant bit of	the sour	ce operand op2	is set. Cleared
Addressing Modes	Mnemon	ic			Form	at	Bytes
	MOVBS	Rw _n ,	Rb _m		D0 m	ท	2
	MOVBS	reg, r	nem		D2 R	R MM MM	4
	MOVBS	mem	, reg		D5 R	R MM MM	4

MOVBZ

Move Byte Zero Extend

MOVBZ

Syntax	MOVBZ	MOVBZ op1, op2									
Operation	(low byte op1) \leftarrow (op2) (high byte op1) \leftarrow 00 _H										
Data Types	WORD, I	WORD, BYTE									
Description	Moves and zero extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the condition codes are updated accordingly.										
Condition Flags	Е	z	v	С	Ν	_					
	0	*	-	-	0						
	E Alway Z Set if	s cleared	d. e of the s	source op	perand op	p2 equals zero.	Cleared other-				
	V Not at	ffected.									
	C Not at	ffected.									
	N Alway	s cleare	d.								
Addressing Modes	Mnemon	ic			Form	at	Bytes				
	MOVBZ	Rw _n ,	Rb _m		C0 m	n	2				
	MOVBZ	reg, n	nem		C2 R	R MM MM	4				
	MOVBZ	mem,	reg		C5 R	R MM MM	4				

MUL	Signed Multiplication MUI												
Syntax	MUL	MUL op1, op2											
Operation	(MD)	(MD) ← (op1) * (op2)											
Data Types	WORE	WORD											
Description	Perfori specifi is plac	Performs a 16-bit by 16-bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32-bit result is placed in the MD register.											
Condition Flags	E	Z	v	С	N	_							
	0	*	S	0	*								
	E Alw	ays cleare	ed.			-							
	Z Set if the result equals zero. Cleared otherwise.												
	V This bit is set if the result cannot be represented in a word data ty Cleared otherwise.												
	C Alw	ays cleare	ed.										
	N Set	if the mos	t significa	ant bit of	the resu	lt is set. Clea	ared otherwise.						
Addressing Modes	Mnem	onic			Form	nat	Bytes						
	MUL Rw _n , Rw _m 0B nm												

MULU	Unsigned Multiplication MUL											
Syntax	MUL	U	op1,	op2								
Operation	(MD)	(MD) ← (op1) * (op2)										
Data Types	WOF	WORD										
Description	Perfo spec resul	Performs a 16-bit by 16-bit unsigned multiplication using the two words specified by operands op1 and op2 respectively. The unsigned 32-bit result is placed in the MD register.										
Condition Flags	E		Z	v	С	N						
	0	1	*	S	0	*						
	ΕA	lways	cleare	ed.								
	ΖS	et if th	ne resu	ult equals	zero. Cle	eared oth	nerwise.					
	V T C	his bit leareo	is set d other	if the res wise.	sult canno	ot be rep	resented in a word data type.					
	СA	lways	cleare	ed.								
	N S	et if th	ne mos	st signific	ant bit of	the resu	It is set. Cleared otherwise.					
Addressing Modes	Mner	nonic				Form	at Bytes					
	MUL	U	Rw _n ,	, Rw _m		1B ni	n 2					

NEG	Integer Two's Complement NE										
Syntax	NE	ĒG	op1								
Operation	(op1) ← 0 - (op1)										
Data Types	WORD										
Description	Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.										
Condition Flags		Е	Z	V	С	N	_				
	* * * S *										
	E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.										
	Ζ	Set if	result eq	uals zero	o. Cleare	d otherw	vise.				
	V	Set if sented	an arithn d in the s	netic unc specified	derflow o data type	ccurred, e. Cleare	ie. the resu ed otherwis	Ilt cannot be repre- e.			
	С	Set if	a borrow	is gene	rated. Cl	eared otl	herwise.				
	Ν	Set if	the most	significa	ant bit of	the resul	lt is set. Cle	ared otherwise.			
Addressing Modes	Mr NE	Mnemonic Format Bytes NEG Rw _n 81 n0 2									

NEGB		In	NE	GB								
Syntax	NE	EGB	op1									
Operation	(op1) ← 0 - (op1)											
Data Types	Вγ	BYTE										
Description	Pe op	erforms 1. The	a binary result is	2's com then sto	plement red in op	of the so 1.	ource oper	and specified b	су			
Condition Flags		Е	z	v	С	Ν	_					
		*	*	*	S	*						
	E	Set if t Cleare	the value ed otherv	e of op1 r vise. Use	epresent ed to sigi	ts the low nal the e	vest possib nd of a tab	ole negative nu ole.	mber.			
	Z Set if result equals zero. Cleared otherwise.											
	V	Set if sented	an arithn d in the s	netic unc specified	derflow o data typ	ccurred, e. Cleare	ie. the rest ed otherwis	ult cannot be r se.	epre-			
	С	Set if	a borrow	is gene	rated. Cl	eared ot	herwise.					
	Ν	Set if	the most	significa	ant bit of	the resu	lt is set. Cl	eared otherwis	se.			
Addressing Modes	Mr NE	nemoni EGB	ic Rb _n			Form A1 n(at)	E	3ytes 2			

NOP	No Operation N										
Syntax	NOP										
Operation	No Operation										
Description	This inst causes r	This instruction causes a null operation to be performed. A null operation causes no change in the status of the flags.									
Condition Flags	E	Z	v	С	N						
	-										
	E Not a										
	Z Not a	affected.									
	V Not a	affected.									
	C Not a	affected.									
	N Not a	affected.									
Addressing Modes	Mnemor	nic		Fo	ormat	Bytes					
	NOP			C	C 00	2					

OR			Logica	al OR	OR							
Syntax	OR	op1, (op2									
Operation	(op1) ←	(op1) ∨ (op2)									
Data Types	WORD	WORD										
Description	Performs the destir	a bitwis nation op	e logical perand sp	OR of th becified b	e source by op1. T	e operand specif he result is then	ied by op2 and stored in op1.					
Condition Flags	Е	z	V	С	N	_						
	*	*	0	0	*							
	E Set if Cleare Z Set if	E Set if the value of op2 represents the lowest possible negative number Cleared otherwise. Used to signal the end of a table.Z Set if result equals zero. Cleared otherwise.										
	V Always cleared.											
	C Always cleared.											
	N Set if	the most	t significa	ant bit of	the resu	llt is set. Cleared	d otherwise.					
Addressing Modes	Mnemoni	ic			Form	nat	Bytes					
	OR	Rw _n ,	Rw _m		70 nr	m	2					
	OR	Rw _n ,	[Rw _i]		78 n:	:10ii	2					
	OR	Rw _n ,	[Rw _i +]		78 n:	:11ii	2					
	OR	Rw _n ,	#data3		78 n:	0###	2					
	OR	reg, #	data16		76 R	R ## ##	4					
	OR	reg, r	nem		72 R	R MM MM	4					
	OR	mem	, reg		74 R	R MM MM	4					

ORB				ORB								
Syntax	ORB	op1, (op2									
Operation	(op1) ← ($(op1) \leftarrow (op1) \lor (op2)$										
Data Types	BYTE	BYTE										
Description	Performs the destin	Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.										
Condition Flags	Е	Z	v	С	N							
	*	*	0	0	*							
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.											
	Z Set if result equals zero. Cleared otherwise.											
	V Always cleared.											
	C Always cleared.											
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Cleared	d otherwise.					
Addressing Modes	Mnemoni	С			Form	at	Bytes					
	ORB	Rb _n ,	Rb _m		71 nr	n	2					
	ORB	Rb _n ,	[Rw _i]		79 n:	10ii	2					
	ORB	Rb _n ,	[Rw _i +]		79 n:	11ii	2					
	ORB	Rb _n , :	#data3		79 n:	0###	2					
	ORB	reg, #	¢data16		77 RR ## xx 4							
	ORB	reg, n	nem		73 RR MM MM 4							
	ORB	mem,	, reg		75 R	75 RR MM MM 4						

PCALL PCALL Push Word and Call Subroutine Absolute

Syntax	PC	CALL	op1, (op2					
Operation	(tm (SI ((S (SI ((S (IP	$\begin{array}{l} (\operatorname{P}) \leftarrow (\operatorname{SP}) \leftarrow (\operatorname{SP}) \leftarrow (\operatorname{SP})) \leftarrow (\operatorname{SP}) \leftarrow (\operatorname{SP})) \leftarrow (\operatorname{SP})) \leftarrow (\operatorname{SP})) \leftarrow \operatorname{Op} \end{array}$	(op1) SP) - 2 (tmp) SP) - 2 (IP) o2						
Data Types	W	ORD							
Description	Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine.								
Condition Flags		E	Z	V	С	Ν	_		
		*	*	-	-	*			
	E	Set if t sible r table.	the value negative	e of the p number.	oushed o Cleared	perand of otherwi	op1 represe se. Used to	ents the lowest pos- signal the end of a	
	Z	Set if t wise.	the value	e of the p	oushed o	perand o	op1 equals	zero. Cleared other-	
	V Not affected.								
	C Not affected.								
	Ν	Set if t otherv	he most vise.	significa	Int bit of t	the push	ed operanc	l op1 is set. Cleared	
Addressing Modes	Mr	emoni	c		Fr	rmat		Rytes	

Addressing Modes	Mnemonio	>	Format	Bytes
	PCALL	reg, caddr	E2 RR MM MM	4

POP	Ρο	POP									
Syntax	POP	op1									
Operation	$(tmp) \leftarrow (SP) \leftarrow (SP) \leftarrow (SP)$	((SP)) SP) + 2 (tmp)									
Data Types	WORD										
Description	Pops one word from the system stack specified by the Stack Pointer into the operand specified by op1. The Stack Pointer is then incremented by two.										
Condition Flags	Е	Z	v	С	N	_					
	*	*	-	-	*						
	E Set if the value of the popped word represents the lowest possible neg- ative number. Cleared otherwise. Used to signal the end of a table.										
	Z Set if	the value	e of the p	popped w	ord equ	als zero. Cl	eared otherwise.				
	V Not af	fected.									
	C Not af	fected.									
	N Set if wise.	the mos	t significa	ant bit of	the popp	oed word is	set. Cleared other-				
Addressing Modes	Mnemoni	с		Fo	ormat		Bytes				
	POP	reg		FC	RR		2				

PRIOR

Prioritize Register

PRIOR

Syntax	PRIOR	op1, (op2								
Operation	$\begin{array}{l} (tmp) \leftarrow (op2) \\ (count) \leftarrow 0 \\ DO \ WHILE \ (tmp_{15}) \neq 1 \ AND \ (count) \neq 15 \ AND \ (op2) \neq 0 \\ (tmp_n) \leftarrow (tmp_{n-1}) \\ (count) \leftarrow (count) + 1 \\ END \ WHILE \\ (op1) \leftarrow (count) \end{array}$										
Data Types	WORD										
Description	This instruction stores a count value in the word operand specified by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its MSB is equal to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.										
Condition Flags	E	Z	v	С	N	-					
	0	*	0	0	0						
	E Alway	s cleare	d.			-					
	Z Set if	the sour	ce opera	and op2 e	equals ze	ero. Cleared otherwise.					
	V Alway	s cleare	d.								
	C Alway	s cleare	d.								
	•										
	N Alway	s cleare	d.								
Addressing Modes	N Alway Mnemoni	s cleare c	d.	Fc	ormat	Bytes					

PUSH	Ρι		PUSH							
Syntax	PUSH	op1								
Operation	$(tmp) \leftarrow$ $(SP) \leftarrow ((SP)) \leftarrow$	(op1) (SP) - 2 - (tmp)								
Data Types	WORD									
Description	Moves th system s been dee	ne word s stack spe cremente	specified ecified by ed by two	by opera the Stacl	nd op1 to k Pointer,	the loca after the	tion in the internal Stack Pointer has			
Condition Flags	E	Z	V	С	Ν					
	*	*	-	-	*					
	E Set if the value of the pushed word represents the lowest possible neg- ative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set if	the valu	e of the p	oushed w	ord equals	s zero. C	leared otherwise.			
	V Not a	ffected.								
	C Not a	ffected.								
	N Set if wise.	the mos	t significa	ant bit of t	the pushe	d word is	s set. Cleared other-			
Addressing Modes	Mnemor	nic		Fo	rmat		Bytes			
	PUSH	reg		EC	RR		2			

PWRDN

Enter Power Down Mode

PWRDN

- Syntax PWRDN
- Operation Enter Power Down Mode

Description This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is only enabled when the non-maskable interrupt pin (NMI) is in the low state. Otherwise, this instruction has no effect.

Condition Flags		Е	Ζ	V	С	Ν				
		-	-	-	-	-				
	E Not affected.									
	Z Not affected.									
	V Not affected.									
	C Not affected.									
	N Not affected.									
Addressing Modes	Μ	nemon	ic		Fc	ormat				
	P١	WRDN			97	68 97 9				

RET	Return from Subroutine RE										
Syntax	RET										
Operation	$(IP) \leftarrow ((SP) \leftarrow ($	$(IP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$									
Description	Returns from a subroutine. The IP is popped from the system stack. cution resumes at the instruction following the CALL instruction in the ing routine.										
Condition Flags	Е										
	-	-	-	-	-						
	E Not affected.										
	Z Not a	ffected.									
	V Not a	ffected.									
	C Not a	ffected.									
	N Not a	ffected.									
Addressing Modes	Mnemon	ic		Fc	ormat		Bytes				
	RET			CE	3 00		2				

RETI	Re	turn fro	om Int	errupt	Routir	ne	RETI
Syntax	RETI						
Operation	$(IP) \leftarrow ((A)) \leftarrow ((SP) \leftarrow (CSP) \leftarrow (CSP) \leftarrow (SP) \leftarrow (SP$	SP)) SP) + 2 CON.SG ⁻ - ((SP)) (SP) + 2 - ((SP)) SP) + 2	TDIS=0)	THEN			
Description	Returns to the syste interrupted popped. cated by	from an i m stack. ed. The p The CSF the SGT	nterrupt Executi previous P is only DIS bit i	routine. on resun system s popped n the SY	The PSV nes at the state is re if segme SCON re	V, IP, and CS e instruction estored after ntation is ena egister.	SP are popped off which had been the PSW has been abled. This is indi-
Condition Flags	Е	Z	V	С	Ν		
	S	S	S the DS	S	S		
				/v poppe		lack.	
	Z Resto	ored from	the PS	/V poppe	d from st	ack.	
	V Resto	ored from	the PS	N poppe	d from st	tack.	
	C Resto	ored from	the PS	N poppe	d from st	tack.	
	N Resto	red from	the PS	N poppe	d from st	tack.	
Addressing Modes	Mnemon RETI	ic		Fo Fl	ormat 3 88		Bytes 2

RETP	Return	from S	Subrou	tine ar	nd Pop	Word	RETP					
Syntax	RETP	op1										
Operation	$(IP) \leftarrow (($ $(SP) \leftarrow ($ $(tmp) \leftarrow$ $(SP) \leftarrow ($ $(op1) \leftarrow$	SP)) SP) + 2 ((SP)) SP) + 2 (tmp)										
Data Types	WORD	WORD										
Description	Returns f and then specified instructio	Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.										
Condition Flags	E	Z	v	С	N	1						
	*	*	-	-	*							
	E Set if the value of the word popped into operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.											
	Z Set if Clear	the value ed other	e of the v wise.	word pop	ped into	operand op1	equals zero.					
	V Not a	ffected.										
	C Not a	ffected.										
	N Set if set. C	the mos leared o	t significa therwise	ant bit of	the word	popped into	o operand op1 is					
Addressing Modes	Mnemon	ic		Fo	ormat		Bytes					
	RETP	reg		El	3 RR		2					

RETS	Return	RETS										
Syntax	RETS											
Operation	$(IP) \leftarrow ((SP) \leftarrow ((CSP) \leftarrow (CSP) \leftarrow (SP) \leftarrow (SP$	$(IP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$ $(CSP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$										
Description	Returns from an inter-segment subroutine. The IP and CSP are popp from the system stack. Execution resumes at the instruction following CALLS instruction in the calling routine.											
Condition Flags	Е	z	v	С	Ν							
	-	-	-	-	-							
	E Not affected.											
	Z Not a	ffected.										
	V Not a	ffected.										
	C Not a	ffected.										
	N Not a	ffected.										
Addressing Modes	Mnemor	ic		Fo	ormat		Bytes					
	RETS			DI	B 00		2					

ROL

Rotate Left

ROL

Syntax	ROL	op1, (op2						
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (C) \leftarrow (\text{op1}_{15}) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n-1}) \ [n=115] \\ (\text{op1}_0) \leftarrow (C) \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$								
Data Types	WORD								
Description	Rotates the destination word operand op1 left by as many times as speci- fied by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.								
Condition Flags	E	Z	V	С	N				
	0	*	0	S	*				
	E Alway	s cleare	d.						
	Z Set if	result eq	uals zer	o. Cleare	d otherv	vise.			
	V Alway	s cleare	d.						
	C The ca Cleare	arry flag ed for a i	is set ac otate co	cording t unt of ze	o the las ro.	t MSB shifted out of op1.			
	N Set if	the most	t significa	ant bit of	the resu	It is set. Cleared otherwise.			
Addressing Modes	Mnemoni	с			Form	at Byte	əs		
		_							
	ROL	Rw _n ,	Rw _m		0C ni	m 2			

ROR

Rotate Right

ROR

Syntax	ROR		op1, c	op2					
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ (V) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (V) \leftarrow (V) \lor (C) \\ (C) \leftarrow (\text{op1}_0) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n+1}) \ [n=014] \\ (\text{op1}_{15}) \leftarrow (C) \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$								
Data Types	WOR	D							
Description	Rotates the destination word operand op1 right by as many times as spec- ified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.								
Condition Flags	E		Z	v	С	N			
	0		*	S	S	*			
	E Always cleared.								
	Z Se	et if re	sult eq	uals zero	o. Cleare	d otherv	vise.		
	V Se fla	et if in g. Cle	any cy ared fo	cle of the	e rotate o te count	operation of zero.	n a '1' is shifted out of t	he carry	
	C Th Cl	ne cari eared	ry flag for a r	is set ac otate co	cording t unt of ze	to the las ro.	st LSB shifted out of op) 1.	
	N Se	et if the	e most	significa	ant bit of	the resu	It is set. Cleared other	wise.	
Addressing Modes	Mnen	nonic				Form	at	Bytes	
	ROR		Rw _n ,	Rw _m		2C n	m	2	
	ROR		Rw _n ,	#data4		3C #	n	2	

SCXT		S	witch C	Contex	SCXT					
Syntax	SCXT	op1,	op2							
Operation	(tmp1) ← (tmp2) ← (SP) ← (((SP)) ← (op1) ←	– (op1) – (op2) (SP) - 2 - (tmp1) (tmp2)								
Data Types	WORD									
Description	Used to load ope op1, are specified	switch co eration. The pushed of by the s	ontexts fo he conter onto the s second op	or any re nts of the stack. Th perand, o	gister. Sv e register nat registe op2.	vitching cont specified by er is then load	ext is a push and the first operand, ded with the value			
Condition Flags	Е	z	v	С	Ν					
	-	-	-	-	-					
	E Not affected.									
	Z Not a	ffected.								
	V Not a	ffected.								
	C Not a	ffected.								
	N Not a	ffected.								
Addressing Modes	Mnemor	nic		Fo	ormat		Bytes			
	SCXT	reg, #	#data16	C	6 RR ## #	##	4			
	SCXT	reg, r	nem	D	6 RR MM	MM	4			

SHL

Shift Left

SHL

Syntax	SHL	op1, o	op2						
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (C) \leftarrow (\text{op1}_{15}) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n-1}) \ [n=115] \\ (\text{op1}_0) \leftarrow 0 \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$								
Data Types	WORD								
Description	Shifts the destination word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The MSB is shifted into the Carry. Only shift val- ues between 0 and 15 are allowed. When using a GPR as the count con- trol, only the least significant 4 bits are used.								
Condition Flags	E Z V C N								
	0	*	0	S	*				
	E Always cleared.								
	Z Set if result equals zero. Cleared otherwise.V Always cleared.								
	C The carry flag is set according to the last MSB shifted out of op1. Cleared for a shift count of zero.								
	N Set if the most significant bit of the result is set. Cleared otherwise.								
Addressing Modes	Mnemon	ic			Form	at By	ytes		
	SHL	Rw _n ,	Rw _n , Rw _m			n	2		
	SHL	Rw _n ,	#data4		5C #I	า	2		

SHR

Shift Right

SHR

Syntax	SHF	२	op1, c	op2							
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ (V) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (V) \leftarrow (C) \lor (V) \\ (C) \leftarrow (\text{op1}_0) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n+1}) \ [n=014] \\ (\text{op1}_{15}) \leftarrow 0 \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$										
Data Types	WORD										
Description	Shifts the destination word operand op1 right by as many times as speci- fied by the source operand op2. The most significant bits of the result are filled with zeros accordingly. Since the bits shifted out effectively represent the remainder, the Overflow flag is used instead as a Rounding flag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an LSB. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.										
Condition Flags											
		0	*	S	S	*]				
	E Always cleared.										
	Z Set if result equals zero. Cleared otherwise.										
	V Set if in any cycle of the shift operation a '1' is shifted out of the carry flag. Cleared for a shift count of zero.										
	C The carry flag is set according to the last LSB shifted out of op1. Cleared for a shift count of zero.										
	N Set if the most significant bit of the result is set. Cleared otherwise.										
Addressing Modes	Mne	emonic					Format By				
	SHR		Rw _n , Rw _m			6C r	6C nm 2				
	SHF	२	Rw _n ,	#data4		7C #	7C #n 2				

SRST		S		SRST							
Syntax	SRST										
Operation	Software Reset										
Description	This instruction is used to perform a software reset. A software reset has the same effect on the microcontroller as an externally applied hardware reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.										
Condition Flags	Е	Z	V	С	Ν	_					
	0	0	0	0	0						
	E Always cleared.										
	Z Always cleared.										
	V Always cleared.										
	C Always cleared.										
	N Alway										
Addressing Modes	Mnemon	nic			Form	at	Bytes				
	SRST				B7 48	B7 48 B7 B7					

SRVWDT

Service Watchdog Timer

SRVWDT

- Syntax SRVWDT
- Operation Service Watchdog Timer

Description This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Condition Flags	E	Z	V	С	Ν					
	-	-	-	-	-					
	E Not affected.									
	Z Not affected.									
	V Not affected.									
	C Not	affected.								
	N Not	affected.								
Addressing Modes	Mnemo	nic			Form	at	Bytes			
	SRVW	Т			A7 58	3 A7 A7	4			
SUB	Integer Subtraction					SUB				
------------------------	---	--	-----------------------------	-------------------------	----------------------	-------------------------------------	------------------------------	--		
Syntax	SUB	op1, (op2							
Operation	(op1) ←	(op1) - (d	op2)							
Data Types	WORD									
Description	Performs specified is then s	s a 2's co l by op2 f tored in c	mpleme rom the o pp1.	nt binary destinatio	subtract on opera	ion of the sourc nd specified by	e operand op1. The result			
Condition Flags	Е	Z	v	С	Ν					
	*	*	*	S	*					
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.									
	Z Set if	result eq	luals zer	o. Cleare	ed otherw	vise.				
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.									
	C Set if a borrow is generated. Cleared otherwise.									
	N Set if	the most	t significa	ant bit of	the resu	It is set. Cleared	d otherwise.			
Addressing Modes	Mnemor	nic			Form	at	Bytes			
-	SUB	Rw _n ,	Rw _m		20 nr	n	2			
	SUB	Rw _n ,	[Rw _i]		28 n:	10ii	2			
	SUB	Rw _n ,	[Rw _i +]		28 n:	11ii	2			
	SUB	Rw _n ,	#data3		28 n:	0###	2			
	SUB	reg, #	#data16		26 R	R ## ##	4			
	SUB	reg, r	nem		22 R	R MM MM	4			
	SUB	mem	, reg		24 R	R MM MM	4			

SUBB		Integer Subtraction				SUBB	
Syntax	SUBB	op1, o	op2				
Operation	(op1) ←	(op1) - (d	op2)				
Data Types	BYTE						
Description	Performs specified is then st	a 2's co by op2 f cored in c	mpleme rom the o pp1.	nt binary destinatio	subtract on opera	ion of the source nd specified by	ce operand op1. The result
Condition Flags	Е	Z	v	С	Ν		
	*	*	*	S	*		
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.						
	Z Set if	result eq	uals zer	o. Cleare	d otherw	vise.	
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.						
	C Set if	a borrow	is gene	rated. Cl	eared ot	herwise.	
	N Set if	the most	: significa	ant bit of	the resu	lt is set. Cleare	d otherwise.
Addressing Modes	Mnemon	ic			Form	at	Bytes
_	SUBB	Rb _n ,	Rb _m		21 nr	n	2
	SUBB	Rb _n ,	[Rw _i]		29 n:	10ii	2
	SUBB	Rb _n ,	[Rw _i +]		29 n:	11ii	2
	SUBB	Rb _n , :	#data3		29 n:	0###	2
	SUBB	reg, #	data16		27 R	R ## xx	4
	SUBB	reg, n	nem		23 R	R MM MM	4
	SUBB	mem,	reg		25 R	R MM MM	4

SUBC	Integer Subtraction with Carry				ry	SUBC	
Syntax	SUBC	op1, (op2				
Operation	$(op1) \leftarrow (op1)$	op1) - (d	op2) - (C)			
Data Types	WORD						
Description	Performs specified l tion opera instructior	a 2's co by op2 a ind spec i can be	mpleme and the p cified by a used to	nt binary previously op1. The perform	subtract y genera result is multiple	tion of the soun ated carry bit fr s then stored ir precision arith	rce operand om the destina- o op1. This ametic.
Condition Flags	Е	z	v	С	N		
	*	S	*	S	*		
	E Set if th Cleare	ne value d otherv	e of op2 r wise. Use	epresent ed to sign	s the lov nal the e	vest possible n nd of a table. s Z flag was se	egative number.
	wise.	ooun oq			providu		
	V Set if a sented	n arithr in the s	netic und specified	derflow o data typ	ccurred, e. Cleare	ie. the result of the result o	annot be repre-
	C Set if a	a borrow	ı is gene	rated. Cl	eared ot	herwise.	
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Clear	ed otherwise.
Addressing Modes	Mnemonio	;			Form	at	Bytes
	SUBC	Rw _n ,	Rw _m		30 nr	n	2
	SUBC	Rw _n ,	[Rw _i]		38 n:	10ii	2
	SUBC	Rw _n ,	[Rw _i +]		38 n:	11ii	2
	SUBC	Rw _n ,	#data3		38 n:	0###	2
	SUBC	reg, #	data16		36 R	R ## ##	4
	SUBC	reg, r	nem		32 R	R MM MM	4
	SUBC	mem	, reg		34 R	R MM MM	4

SUBCB	Inte	eger Sı	ubtract	ion wi	th Car	ry	SUBCB
Syntax	SUBCB	op1, (op2				
Operation	(op1) ←	(op1) - (d	op2) - (C))			
Data Types	BYTE						
Description	Performs specified tion opera instructio	a 2's co by op2 a and spea n can be	mplemer and the p cified by o sused to	nt binary previously op1. The perform	subtract y genera result is multiple	ion of the sour ted carry bit fro then stored in precision arith	ce operand om the destina- op1. This metic.
Condition Flags	E	Z	v	С	N	_	
	*	*	*	S	*		
	E Set if t Cleare	the value ed otherv	e of op2 r wise. Use	epresent ed to sigi	ts the lov nal the e	vest possible ne	egative number.
	Z Set if	result eq	juals zero	o. Cleare	d otherv	vise.	
	V Set if sented	an arithr d in the s	netic und specified	lerflow o data typ	ccurred, e. Cleare	ie. the result card	annot be repre-
	C Set if	a borrow	is gene	rated. Cl	eared ot	herwise.	
	N Set if	the most	t significa	ant bit of	the resu	lt is set. Cleare	d otherwise.
Addressing Modes	Mnemoni	с			Form	at	Bytes
	SUBCB	Rb _n ,	Rb _m		31 nr	n	2
	SUBCB	Rb _n ,	[Rw _i]		39 n:	10ii	2
	SUBCB	Rb _n ,	[Rw _i +]		39 n:	11ii	2
	SUBCB	Rb _n ,	#data3		39 n:	0###	2
	SUBCB	reg, #	#data16		37 R	R ## xx	4
	SUBCB	reg, r	nem		33 R	R MM MM	4
	SUBCB	mem	, reg		35 R	R MM MM	4

SIEMENS

TRAP

Software Trap

TRAP

Syntax	TRAP	op1				
Operation	$(SP) \leftarrow (SP) \leftarrow (SP)) \leftarrow (SP) \leftarrow$	SP) - 2 (PSW) CON.SG ⁻¹ (SP) - 2 - (CSP) - 0 SP) - 2 (IP) ero_exter	ΓDIS=0) nd (op1*	THEN 4)		
Description	Invokes a The invol table entri software interrupt return fro or interru enabled.	a trap or ked routi ry point. or hardw entry exc m interru pt routing This is ir	interrupt ne is det This rout vare. Sys cept that upt, instru e has co ndicated	routine termined tine has r stem stat the CPL uction is mpleted. by the S	based or by brand no indica e is pres priority used to r The CS GTDIS t	the specified operand, op1. ching to the specified vector tion of whether it was called by served identically to hardware level is not affected. The RETI, resume execution after the trap P is pushed if segmentation is bit in the SYSCON register.
Condition Flags	E	Z	V	С	N	-
	E Not af Z Not af V Not af C Not af	- fected. fected. fected. fected.	-	-	-	
Addressing Modes	Mnemoni	ic		Fo	ormat	Bytes
-	TRAP	#trap	7	9E	3 t:ttt0	2

XOR	Logical Exclusive OR					XOR	
Syntax	XOR	op1, d	op2				
Operation	(op1) ← (op1) ⊕ ((op2)				
Data Types	WORD						
Description	Performs fied by op then store	a bitwis 2 and th ed in op1	e logical ne destin I.	EXCLUS ation ope	SIVE OR erand sp	t of the source ecified by op1.	operand speci- The result is
Condition Flags	Е	z	v	С	Ν		
	*	*	0	0	*		
	E Set if t Cleare	he value ed otherv	e of op2 r wise. Use	epresent ed to sig	ts the lov nal the e	vest possible n nd of a table.	egative number.
	Z Set if I	esult eq	uals zer	o. Cleare	ed otherw	vise.	
	V Alway	s cleared	d.				
	C Alway	s cleared	d.				
	N Set if t	he most	significa	ant bit of	the resu	lt is set. Cleare	d otherwise.
Addressing Modes	Mnemoni	с			Form	at	Bytes
	XOR	Rw _n ,	Rw _m		50 nr	n	2
	XOR	Rw _n ,	[Rw _i]		58 n:	10ii	2
	XOR	Rw _n ,	[Rw _i +]		58 n:	11ii	2
	XOR	Rw _n ,	#data3		58 n:	0###	2
	XOR	reg, #	data16		56 R	R ## ##	4
	XOR	reg, n	nem		52 R	R MM MM	4
	XOR	mem,	reg		54 R	R MM MM	4

XORB	Logical Exclusive OR					XORB	
Syntax	XORB	op1, (op2				
Operation	(op1) ← (op1) ⊕ ((op2)				
Data Types	BYTE						
Description	Performs fied by op then store	a bitwis 2 and th ed in op?	e logical ne destin 1.	EXCLU: ation ope	SIVE OR erand sp	of the source of	operand speci- The result is
Condition Flags	Е	z	v	С	Ν		
	*	*	0	0	*		
	E Set if t Cleare Z Set if r	he value ed otherv result eq	e of op2 r wise. Use juals zere	epresen ed to sig o. Cleare	ts the lov nal the e ed otherv	vest possible ne nd of a table. vise.	gative number.
	C Alway	s cleare	d.				
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Cleared	d otherwise.
Addressing Modes	Mnemoni	С			Form	at	Bytes
	XORB	Rb _n ,	Rb _m		51 nr	n	2
	XORB	Rb _n ,	[Rw _i]		59 n:	10ii	2
	XORB	Rb _n ,	[Rw _i +]		59 n:	11ii	2
	XORB	Rb _n ,	#data3		59 n:	0###	2
	XORB	reg, #	¢data16		57 R	R ## xx	4
	XORB	reg, r	nem		53 R	R MM MM	4
	XORB	mem	, reg		55 R	R MM MM	4

6 Addressing Modes

The Siemens 16-bit microcontrollers provide a lot of powerful addressing modes for access to word, byte and bit data (short, long, indirect), or to specify the target address of a branch instruction (absolute, relative, indirect). The different addressing modes use different formats and cover different scopes.

Short Addressing Modes

All of these addressing modes use an implicit base offset address to specify an 18-bit or 24-bit physical address (SAB 80C166 group or C167/5 group, respectively).

Short addressing modes allow to access the GPR, SFR or bit-addressable memory space:

Physical Address = Base Address + Δ * Short Address

Note: Δ is 1 for byte GPRs, Δ is 2 for word GPRs.

Mnemonic	Physical A	ddress	Short A	ddress Range	Scope	of Access
Rw	(CP)	+ 2*Rw	Rw	= 015	GPRs	(Word)
Rb	(CP)	+ 1*Rb	Rb	= 015	GPRs	(Byte)
reg	00'FE00 _H 00'F000 _H (CP) (CP)	+ 2*reg + 2*reg ^{*)} + 2*(reg∧0F _H) + 1*(reg∧0F _H)	reg reg reg reg	= 00 _H EF _H = 00 _H EF _H = F0 _H FF _H = F0 _H FF _H	SFRs ESFRs GPRs GPRs	(Word, Low byte) (Word, Low byte) ^{*)} (Word) (Bytes)
bitoff	00'FD00 _H 00'FF00 _H (CP)	+ 2*bitoff + 2*(bitoff∧FF _H) + 2*(bitoff∧0F _H)	bitoff bitoff bitoff	= 00 _H 7F _H = 80 _H EF _H = F0 _H FF _H	RAM SFR GPR	Bit word offset Bit word offset Bit word offset
bitaddr	Word offse Immediate	t as with bitoff. bit position.	bitoff bitpos	= 00 _H FF _H = 015	Any sin	gle bit

^{*)} The Extended Special Function Register (ESFR) area is not available in the SAB 8XC166(W) devices.

- **Rw, Rb:** Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).
- **reg:** Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from 00_H to EF_H always specify (E)SFRs. In that case, the factor ' Δ ' equates 2 and the base address is 00'FE00_H for the standard SFR area or 00'F000_H for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address (not available in the SAB 8XC166(W) devices). Depending on the opcode of an instruction, either the total word (for word operations) or the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed via the 'reg' addressing mode. Short 'reg' addresses from F0_H to FF_H always specify GPRs. In that case, only the lower four bits of 'reg' are significant for physical address generation, and thus it can be regarded as being identical to the address generation described for the 'Rb' and 'Rw' addressing modes.
- **bitoff:** Specifies direct access to any word in the bit-addressable memory space. 'bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00_{H} to $7F_{H}$ use 00'FD00_H as a base address, and thus they specify the 128 highest internal RAM word locations (00'FD00_H to 00'FDFE_H). Short 'bitoff' addresses from 80_{H} to EF_H use 00'FF00_H as a base address to specify the highest internal SFR word locations (00'FF00_H to 00'FDE_H) or use 00'F100_H as a base address to specify the highest internal SFR word locations (00'FF00_H to 00'FDE_H) or use 00'F100_H to 00'F1DE_H). 'bitoff' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address (not available in the SAB 8XC166(W) devices). For short 'bitoff' addresses from F0_H to FF_H, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.
- **bitaddr:** Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

Long Addressing Mode

This addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed with this mode. The C167/5 devices also support an override mechanism for the DPP adressing scheme.

Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized in a way that all long addresses are directly mapped onto the identical physical addresses.

Any long 16-bit address consists of two portions, which are interpreted in different ways. Bits 13...0 specify a 14-bit data page offset, while bits 15...14 specify the Data Page Pointer (1 of 4), which is to be used to generate the physical 18-bit or 24-bit address (see figure below).



Figure 6-1: Interpretation of a 16-bit Long Address

The SAB 8XC166(W) devices support an address space of up to 256 KByte, while the C167/5 devices support an address space of up to 16 MByte, so only the lower two or ten bits (respectively) of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

The long addressing mode is referred to by the mnemonic 'mem'.

Mnemonic	Physical	Address	Long Address Range	Scope of Access
mem	(DPP0) (DPP1) (DPP2) (DPP3)	mem∧3FFF _H mem∧3FFF _H mem∧3FFF _H mem∧3FFF _H	0000 _H 3FFF _H 4000 _H 7FFF _H 8000 _H BFFF _H C000 _H FFFF _H	Any Word or Byte
mem	pag	∥ mem∧3FFF _H	0000 _H FFFF _H (14-bit)	Any Word or Byte
mem	seg	mem	0000 _H FFFF _H (16-bit)	Any Word or Byte

DPP Override Mechansim in the C167/5

Other than the older devices from the SAB 80C166 group the C167 and C165 devices provide an override mechanism that allows to bypass the DPP addressing scheme temporarily.

The EXTP(R) and EXTS(R) instructions override this addressing mechanism. Instruction EXTP(R) replaces the content of the respective DPP register, while instruction EXTS(R) concatenates th complete 16-bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (#pag, #seg) or via a word GPR (Rw).



Figure 6-2: Overriding the DPP Mechanism

Indirect Addressing Modes

These addressing modes can be regarded as a combination of short and long addressing modes. This means that long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4-bit address ('Rw'=0 to 15). There are indirect addressing modes, which add a constant value to the GPR contents before the long 16-bit address is calculated. Other indirect addressing modes allow decrementing or incrementing the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).

In each case, one of the four DPP registers is used to specify physical 18-bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly.

Note: The exceptions for instructions EXTP(R) and EXTS(R), ie. overriding the DPP mechanism, apply in the same way as described for the long addressing modes.

Some instructions only use the lowest four word GPRs (R3...R0) as indirect address pointers, which are specified via short 2-bit addresses in that case.

Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized in a way that all indirect long addresses are directly mapped onto the identical physical addresses.

Physical addresses are generated from indirect address pointers via the following algorithm:

1) Calculate the physical address of the word GPR, which is used as indirect address pointer, using the specified short address ('Rw') and the current register bank base address (CP).

GPR Address = (CP) + 2 * Short Address

2) Pre-decremented indirect address pointers ('-Rw') are decremented by a data-typedependent value (Δ =1 for byte operations, Δ =2 for word operations), before the long 16-bit address is generated:

(GPR Address) = (GPR Address) - Δ ; [optional step!]

3) Calculate the long 16-bit address by adding a constant value (if selected) to the content of the indirect address pointer:

Long Address = (GPR Pointer) + Constant

4) Calculate the physical 18-bit or 24-bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).

Physical Address = (DPPi) + Page offset

5) Post-Incremented indirect address pointers ('Rw+') are incremented by a data-typedependent value (Δ =1 for byte operations, Δ =2 for word operations):

(GPR Pointer) = (GPR Pointer) + Δ ; [optional step!]

The following indirect addressing modes are provided:

Mnemonic	Particularities
[Rw]	Most instructions accept any GPR (R15R0) as indirect address pointer. Some instructions, however, only accept the lower four GPRs (R3R0).
[Rw+]	The specified indirect address pointer is automatically post-incremented by 2 or 1 (for word or byte data operations) after the access.
[-Rw]	The specified indirect address pointer is automatically pre-decremented by 2 or 1 (for word or byte data operations) before the access.
[Rw+#data16]	The specified 16-bit constant is added to the indirect address pointer, before the long address is calculated.

Constants

The C166 Family instruction set also supports the use of wordwide or bytewide immediate constants. For an optimum utilization of the available code storage, these constants are represented in the instruction formats by either 3, 4, 8 or 16 bits. Thus, short constants are always zero-extended while long constants are truncated if necessary to match the data format required for the particular operation (see table below):

Mnemonic	Word Operation	Byte Operation
#data3	0000 _H + data3	00 _H + data3
#data4	0000 _H + data4	00 _H + data4
#data8	0000 _H + data8	data8
#data16	data16	data16 ∧ FF _H
#mask	0000 _H + mask	mask

Note: Immediate constants are always signified by a leading number sign '#'.

Instruction Range (#irang2)

The effect of the ATOMIC and EXTended instructions can be defined for the following 1...4 instructions. This instruction range (1...4) is coded in the 2-bit constant #irang2 and is represented by the values 0...3.

Branch Target Addressing Modes

Different addressing modes are provided to specify the target address and segment of jump or call instructions. Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value. A special mode is provided to address the interrupt and trap jump vector table, which resides in the lowest portion of code segment 0.

Mnemonic	Target Address	Target Segment	Valid A	ddress Range
caddr	(IP) = caddr	-	caddr	= 0000 _H FFFE _H
rel	(IP) = (IP) + 2*rel (IP) = (IP) + 2*(rel+1)	-	rel rel	= 00 _H 7F _H = 80 _H FF _H
[Rw]	(IP) = ((CP) + 2*Rw)	-	Rw	= 015
seg	-	(CSP) = seg	seg	= 0255(3)
#trap7	(IP) = 0000 _H + 4*trap7	(CSP) = 0000 _H	trap7	= 00 _H 7F _H

- **caddr:** Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of 'caddr' must always contain a '0', otherwise a hardware trap would occur.
- **rel:** This mnemonic represents an 8-bit signed word offset address relative to the current Instruction Pointer contents, which points to the instruction after the branch instruction. Depending on the offset address range, either forward ('rel'= 00_H to $7F_H$) or backward ('rel'= 80_H to FF_H) branches are possible. The branch instruction itself is repeatedly executed, when 'rel' = '-1' (FF_H) for a word-sized branch instruction, or 'rel' = '-2' (FE_H) for a double-word-sized branch instruction.
- [Rw]: In this case, the 16-bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated via additional pointer registers (eg. DPP registers). Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of the address pointer GPR must always contain a '0', otherwise a hardware trap would occur.
- **seg:** Specifies an absolute code segment number. The devices of the SAB 80C166 group support 4 different code segments, while the devices of the C167/5 group support 256 different code segments, so only the two or eight lower bits (respectively) of the 'seg' operand value are used for updating the CSP register.
- **#trap7:** Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine via a jump vector table. Trap numbers from 00_H to $7F_H$ can be specified, which allow to access any double word code location within the address range $00'0000_H...00'01FC_H$ in code segment 0 (ie. the interrupt jump vector table). For the association of trap numbers with the corresponding interrupt or trap sources please refer to chapter "Interrupt and Trap Functions".

7 Instruction State Times

Basically, the time to execute an instruction depends on where the instruction is fetched from, and where possible operands are read from or written to. The fastest processing mode is to execute a program fetched from the internal ROM. In that case most of the instructions can be processed within just one machine cycle, which is also the general minimum execution time.

All external memory accesses are performed by the on-chip External Bus Controller (EBC), which works in parallel with the CPU. Mostly, instructions from external memory cannot be processed as fast as instructions from the internal ROM, because some data transfers, which internally can be performed in parallel, have to be performed sequentially via the external interface. In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle, which is partly selectable by the user.

Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it offers a lot of flexibility (ie. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).

The following description allows evaluating the minimum and maximum program execution times. This will be sufficient for most requirements. For an exact determination of the instructions' state times it is recommended to use the facilities provided by simulators or emulators.

This section defines the subsequently used time units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from that standard timing.

Time Unit Definitions

The following time units are used to describe the instructions' processing times:

[*f*_{CPU}]: CPU operating frequency (may vary from 1 MHz to 20 MHz).

[State]: One state time is specified by one CPU clock period. Henceforth, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

1 [State] = $1/f_{CPU}$ [s] ; for f_{CPU} = variable = 50 [ns] ; for f_{CPU} = 20 MHz

[ACT]: This ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/BUSCONx registers.

> In case of demultiplexed external bus modes: 1 ACT = (2 + (15 - MCTC) + (1 - MTTC)) States

= 100 ns ... 900 ns ; for *f*_{CPU} = 20 MHz

In case of multiplexed external bus modes:

1*ACT = 3 + (15 - MCTC) + (1 - MTTC) * States = 150 ns ... 950 ns ; for f_{CPU} = 20 MHz The total time (T_{tot}), which a particular part of a program takes to be processed, can be calculated by the sum of the single instruction processing times (T_{ln}) of the considered instructions plus an offset value of 6 state times which considers the solitary filling of the pipeline, as follows:

 $T_{tot} = T_{11} + T_{12} + ... + T_{1n} + 6 \cdot States$

The time T_{In} , which a single instruction takes to be processed, consists of a minimum number (T_{Imin}) plus an additional number (T_{Iadd}) of instruction state times and/or ALE Cycle Times, as follows:

 $T_{In} = T_{Imin} + T_{Iadd}$

Minimum State Times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM (T_{Imin} (ROM)). The minimum number of state times for instructions fetched from the internal RAM (T_{Imin} (RAM)), or of ALE Cycle Times for instructions fetched from the external memory (T_{Imin} (ext)), can also be easily calculated by means of this table.

Most of the 16-bit microcontroller instructions - except some of the branches, the multiplication, the division and a special move instruction - require a minimum of two state times. In case of internal ROM program execution there is no execution time dependency on the instruction length except for some special branch situations. The injected target instruction of a cache jump instruction can be considered for timing evaluations as if being executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.

For some of the branch instructions the table below represents both the standard number of state times (ie. the corresponding branch is taken) and an additional T_{Imin} value in parentheses, which refers to the case that either the branch condition is not met or a cache jump is taken.

Instruction	T _{Imin} (RO [States]	M)	T _{Imin} (ROM) (@ 20 MHz CPU	clock)
CALLI, CALLA	4	(+2)	200	(+100)
CALLS, CALLR, PCALL	4		200	
JB, JBC, JNB, JNBS	4	(+2)	200	(+100)
JMPS	4		200	
JMPA, JMPI, JMPR	4	(+2)	200	(+100)
MUL, MULU	10		500	
DIV, DIVL, DIVU, DIVLU	20		1000	
MOV[B] Rn, [Rm+#data16]	4		200	
RET, RETI, RETP, RETS	4		200	
TRAP	4		200	
All other instructions	2		100	

Minimum Instruction State Times [Unit = ns]

Instructions executed from the internal RAM require the same minimum time as if being fetched from the internal ROM plus an instruction-length dependent number of state times, as follows:

For 2-byte instructions: $T_{\text{Imin}}(\text{RAM}) = T_{\text{Imin}}(\text{ROM}) + 4 \cdot \text{States}$ For 4-byte instructions: $T_{\text{Imin}}(\text{RAM}) = T_{\text{Imin}}(\text{ROM}) + 6 \cdot \text{States}$

In contrast to the internal ROM program execution, the minimum time $T_{\text{Imin}}(\text{ext})$ to process an external instruction additionally depends on the instruction length. $T_{\text{Imin}}(\text{ext})$ is either 1 ALE Cycle Time for most of the 2-byte instructions, or 2 ALE Cycle Times for most of the 4-byte instructions. The following formula represents the minimum execution time of instructions fetched from an external memory via a 16-bit wide data bus:

For 2-byte instructions: $T_{\text{Imin}}(\text{ext}) = 1 \text{ ACT} + (T_{\text{Imin}}(\text{ROM}) - 2) \text{ States}$ For 4-byte instructions: $T_{\text{Imin}}(\text{ext}) = 2 \text{ ACTs} + (T_{\text{Imin}}(\text{ROM}) - 2) \text{ States}$

Note: For instructions fetched from an external memory via an 8-bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for a 16-bit wide bus.

Additional State Times

Some operand accesses can extend the execution time of an instruction T_{In} . Since the additional time T_{ladd} is mostly caused by internal instruction pipelining, it often will be possible to evade these timing effects in time-critical program modules by means of a suitable rearrangement of the corresponding instruction sequences. Simulators and emulators offer a lot of facilities, which support the user in optimizing his program whenever required.

• Internal ROM operand reads: Tladd = 2 * States

Both byte and word operand reads always require 2 additional state times.

• Internal RAM operand reads via indirect addressing modes: $T_{ladd} = 0$ or 1 * State

Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state times. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR as shown in the following example:

In	: MOV R1 , [R0+]	; auto-increment R0
I_{n+1}	: MOV [R3], [R2]	; if R2 points into the internal RAM space:
		; T _{ladd} = 1 * State

In this case, the additional time can simply be avoided by putting another suitable instruction before the instruction I_{n+1} indirectly reading the internal RAM.

• Internal SFR operand reads: $T_{ladd} = 0, 1 \cdot State \text{ or } 2 \cdot States$

Mostly, SFR read accesses do NOT require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations, as follows:

- Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

I _n	: MOV T0, #1000h	; write to Timer 0
I _{n+1}	: ADD R3, T1	; read from Timer 1: T _{ladd} = 1 * State

- Reading the PSW register immediately after an instruction, which implicitly updates the condition flags, as shown in the following example:

I _n	: ADD R0, #1000h	; implicit modification of PSW flags
I _{n+1}	: BAND C, Z	; read from PSW: T _{ladd} = 2 * States

- Implicitly incrementing or decrementing the SP register immediately after an instruction, which explicitly writes to the SP register, as shown in the following example:

I _n	: MOV SP, #0FB00h	; explicit update of the stack pointer
In+1	: SCXT R1, #1000h	; implicit decrement of the stack pointer:
		: T _{ladd} = 2 _* States

In these cases, the extra state times can be avoided by putting other suitable instructions before the instruction I_{n+1} reading the SFR.

• External operand reads: T_{ladd} = 1 * ACT

Any external operand reading via a 16-bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8-bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

• External operand writes: T_{ladd} = 0 * State ... 1 * ACT

Writing an external operand via a 16-bit wide data bus takes one additional ALE Cycle Time. For timing calculations of external program parts, this extra time must always be considered. The value of T_{ladd} which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus, T_{ladd} could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8-bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.

• Jumps into the internal ROM space: Tladd = 0 or 2 * States

The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location ($xxx2_H$, $xxx6_H$, $xxxA_H$, $xxxE_H$), as shown in the following example:

label	:	; any non-aligned double word instruction : (eg. at location 0FFE _H)
	:	; if a standard branch is taken:
I _{n+1}	: JMPA cc-UC, label	: T _{Iadd} = 2 ∗ States (T _{In} = 6 ∗ States)

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and its successor instruction are non-aligned double word instructions, as shown in the following example:

label	:	; any non-aligned double word instruction
		: (eg. at location 12FA _H)
I _{t+1}	:	; any non-aligned double word instruction
		: (eg. at location 12FE _H)
I _{n+1} :JMPR cc–UC,	:JMPR cc-UC, label	; provided that a cache jump is taken:
		: $T_{ladd} = 2 \cdot States (T_{ln} = 4 \cdot States)$

If required, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses ($xxx0_H$, $xxx4_H$, $xxx8_H$, $xxxC_H$).

• Testing Branch Conditions: $T_{ladd} = 0$ or 1 * States

Mostly, NO extra time is required for conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required, if the preceding instruction writes to the PSW register, as shown in the following example:

In	: BSET USR0	; write to PSW
I _{n+1}	:JMPR cc-Z, label	; test condition flag in PSW: T _{ladd} = 1 . State

In this case, the extra state time can simply be intercepted by putting another suitable instruction before the conditional branch instruction.