



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	DM54/74										Units
			H103			H106			H108				
			Min	Typ (1)	Max	Min	Typ (1)	Max	Min	Typ (1)	Max		
V _{IH}	High Level Input Voltage		2			2			2			V	
V _{IL}	Low Level Input Voltage											V	
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = ~8 mA			0.8			0.8			0.8	V	
I _{OH}	High Level Output Current				-1.5			-1.5			-1.5	V	
V _{OH}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -500 μA			-500			-500			-500	μA	
I _{OL}	Low Level Output Current		2.4	3.4		2.4	3.4		2.4	3.4		V	
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 20 mA		0.2	0.4		0.2	0.4		0.2	0.4	V	
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5 V			1			1			1	mA	
I _{IH}	High Level Input Current	Any J or K			50			50			50	μA	
	Clear				100			100			200		
	Preset				N/A			100			100		
	Clock		0		-1	0		-1	0		-1		
I _{IL}	Low Level Input Current	Any J or K		-1	-2		-1	-2		-1	-2	mA	
	Clear			-1	-2		-1	-2		-2	-4		
	Preset				N/A		-1	-2		-1	-2		
	Clock			-3	-4.8		-3	-4.8		-6	-9.6		
I _{OS}	Short Circuit Output Current	V _{CC} = Max (2)	-40		-100	-40		-100	-40		-100	mA	
I _{CC}	Supply Current	V _{CC} = Max (3)		40	76		40	76		40	76	mA	

Note 1: All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

Note 2: Not more than one output should be shorted at a time, and duration of short circuit should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

Parameter			From (Input)		To (Output)	Conditions	Min	Typ	Max	Units
fMAX	Maximum Clock Frequency					CL = 25 pF RL = 280 Ω	40	50		MHz
tPLH	Propagation Delay Time, Low-to-High Level Output		Preset or Clear		Q or Q̄			8	12	ns
tPHL	Propagation Delay Time, High-to-Low Level Output		Preset or Clear	Clock High	Q̄ or Q			15	20	ns
		Clock Low					23	35		
tPLH	Propagation Delay Time, Low-to-High Level Output		Clock		Q or Q̄			10	15	ns
tPHL	Propagation Delay Time, High-to-Low Level Output							16	20	
tw	Pulse Width	Clock High					10			ns
		Clock Low					15			
		Clear or Preset Low					16			
tSETUP	Setup Time (4)	High Level Data					10 ↓			ns
		Low Level Data					13 ↓			
tHOLD	Hold Time (4)									

Note 4: ↓ The arrow indicates that the falling edge of the clock pulse is used for reference.