

---

# HM514400D Series

4M FP DRAM (1-Mword × 4-bit)  
1k refresh

# HITACHI

ADE-203-679A (Z)

Rev. 1.0

Nov. 13, 1997

---

## Description

The Hitachi HM514400D is a CMOS dynamic RAM organized 1,048,576-word × 4-bit. HM514400D has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400D offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM514400D to be packaged in standard 300-mil 26-pin plastic SOJ.

## Features

- Single 5 V (±10%)
- Access time: 60 ns/70 ns/80 ns (max)
- Power dissipation
  - Active mode: 605 mW/550 mW/495 mW (max)
  - Standby mode: 11 mW (max)  
0.55 mW (max) (L-version)
- Fast page mode capability
- Refresh cycles
  - 1024 refresh cycles: 16 ms  
: 128 ms (L-version)
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function
- Battery backup operation (L-version)

---

## HM514400D Series


---

### Ordering Information

Type No.	Access time	Package
HM514400DS-6	60 ns	300-mil 26-pin plastic SOJ (CP-26/20D)
HM514400DS-7	70 ns	
HM514400DS-8	80 ns	
HM514400DLS-6	60 ns	
HM514400DLS-7	70 ns	
HM514400DLS-8	80 ns	

---

## Pin Arrangement




## Pin Description

Pin name	Function
A0 to A9	Address input <ul style="list-style-type: none"> <li>• Row address A0 to A9</li> <li>• Column address A0 to A9</li> <li>• Refresh address A0 to A9</li> </ul>
I/O1 to I/O4	Data-in/Data-out
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/Write enable
$\overline{\text{OE}}$	Output enable
$V_{\text{CC}}$	Power supply
$V_{\text{SS}}$	Ground

# HM514400D Series

## Block Diagram



## HM514400D Series

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.5	5.0	5.5	V	1
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$ .

### DC Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ )

#### HM514400D

Parameter	Symbol	HM514400D						Unit	Test conditions
		Min	Ma	Min	Ma	Min	Ma		
		-6		-7		-8			
		x		x		x			

## HM514400D Series

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Ma	Min	Ma	Min	Ma	Unit	Test conditions
		x		x		x			
Operating current <sup>*1, *2</sup>	I <sub>CC1</sub>	—	110	—	100	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling t <sub>RC</sub> = min
Standby current	I <sub>CC2</sub>	—	2	—	2	—	2	mA	TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface RAS, CAS ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z
Standby current (L-version) <sup>*4</sup>	I <sub>CC2</sub>	—	100	—	100	—	100	μA	CMOS interface RAS, CAS = V <sub>IH</sub> WE, OE, Address and Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z
$\overline{\text{RAS}}$ -only refresh current <sup>*2</sup>	I <sub>CC3</sub>	—	110	—	100	—	90	mA	t <sub>RC</sub> = min
Standby current <sup>*1</sup>	I <sub>CC5</sub>	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$ , CAS = V <sub>IL</sub> Dout = enable
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I <sub>CC6</sub>	—	110	—	100	—	90	mA	t <sub>RC</sub> = min
Fast page mode current <sup>*1, *3</sup>	I <sub>CC7</sub>	—	110	—	100	—	90	mA	t <sub>PC</sub> = min
Battery backup current <sup>*4</sup> (Standby with CBR refresh) (L-version)	I <sub>CC10</sub>	—	200	—	200	—	200	μA	t <sub>RC</sub> = 125 μs t <sub>RAS</sub> ≤ 1 μs WE = V <sub>IH</sub> , $\overline{\text{CAS}} = V_{IL}$ OE, Address and Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -5 mA
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.  
 2. Address can be changed twice or less while  $\overline{\text{RAS}} = V_{IL}$ .  
 3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .  
 4. V<sub>CC</sub> - 0.2 V ≤ V<sub>IH</sub> ≤ 6.5 V and 0 V ≤ V<sub>IL</sub> ≤ 0.2 V.

---

## HM514400D Series

---

### Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	—	5	pF	1
Input capacitance (Clocks)	C <sub>I2</sub>	—	7	pF	1
Output capacitance (Data-in, Data-out)	C <sub>I/O</sub>	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

### AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)<sup>\*1, \*14, \*15, \*16</sup>

#### Test Conditions

- Input rise and fall time : 5 ns
- Input timing reference levels : 0.8 V, 2.4 V
- Output load : 2 TTL gate + C<sub>L</sub> (100 pF) (Including scope and jig)

## HM514400D Series

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	$t_{RC}$	110	—	130	—	150	—	ns	
$\overline{RAS}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	19
$\overline{CAS}$ pulse width	$t_{CAS}$	15	10000	20	10000	20	10000	ns	20
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	15	—	15	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	45	20	50	20	60	ns	8
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	9
$\overline{RAS}$ hold time	$t_{RSH}$	15	—	20	—	20	—	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60	—	70	—	80	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{OE}$ to Din delay time	$t_{ODD}$	15	—	20	—	20	—	ns	
$\overline{OE}$ delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	
$\overline{CAS}$ setup time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh period	$t_{REF}$	—	16	—	16	—	16	ms	
Refresh period (L-version)	$t_{REF}$	—	128	—	128	—	128	ms	



## HM514400D Series

### Read Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	20	—	20	ns	3, 4, 13, 17
Access time from address	$t_{\text{AA}}$	—	30	—	35	—	40	ns	3, 5, 13, 17
Access time from $\overline{\text{OE}}$	$t_{\text{OAC}}$	—	15	—	20	—	20	ns	3, 17
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	35	—	40	—	ns	
Output buffer turn-off time	$t_{\text{OFF1}}$	0	15	0	20	0	20	ns	6
Output buffer turn-off time to $\overline{\text{OE}}$	$t_{\text{OFF2}}$	0	15	0	20	0	20	ns	6
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	20	—	20	—	ns	
$\overline{\text{OE}}$ pulse width	$t_{\text{OEP}}$	15	—	20	—	20	—	ns	

### Write Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	10
Write command hold time	$t_{\text{WCH}}$	15	—	15	—	15	—	ns	
Write command pulse width	$t_{\text{WCP}}$	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	15	—	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15	—	20	—	20	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	11
Data-in hold time	$t_{\text{DH}}$	15	—	15	—	15	—	ns	11

## HM514400D Series

### Read-Modify-Write Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	$t_{RWC}$	150	—	180	—	200	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	80	—	95	—	105	—	ns	10
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	35	—	45	—	45	—	ns	10
Column address to $\overline{WE}$ delay time	$t_{AWD}$	50	—	60	—	65	—	ns	10
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	20	—	20	—	ns	

### Refresh Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ precharge time in normal mode	$t_{CPN}$	10	—	10	—	10	—	ns	

### Fast Page Mode Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	ns	
Fast page mode $\overline{CAS}$ precharge time	$t_{CP}$	10	—	10	—	10	—	ns	
Fast page mode $\overline{RAS}$ pulse width	$t_{RASC}$	—	100000	—	100000	—	100000	ns	12
Access time from $\overline{CAS}$ precharge	$t_{ACP}$	—	35	—	40	—	45	ns	3, 13, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{RHCP}$	35	—	40	—	45	—	ns	

---

## HM514400D Series

---

### Fast Page Mode Read-Modify-Write Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	$t_{PCM}$	80	—	95	—	100	—	ns	
Fast page mode read-modify-write cycle CAS precharge to $\overline{WE}$ delay time	$t_{CPW}$	55	—	65	—	70	—	ns	10

---

### Test Mode Cycle

		HM514400D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes

---

## HM514400D Series

### HM514400D

Test mode $\overline{WE}$ setup time	$t_{WS}$	0	—	0	—	0	—	ns
Test mode $\overline{WE}$ hold time	$t_{WH}$	10	—	10	—	10	—	ns


- Notes:
- AC measurements assume  $t_r = 5$  ns.
  - Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  - Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  - $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  - $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - Operation with the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RAD}(\text{max})$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  - $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{CPW}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{CPW} \geq t_{CPW}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - These parameters are referred to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or read-modify-write cycle.
  - $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{ACP}$ .
  - An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{RAS}$ -only refresh cycle or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles is required.
  - In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.

16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by  $\overline{WE}$ -and- $\overline{CAS}$ -before- $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a  $\overline{RAS}$ -only refresh cycle or a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.
17. In a test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ ,  $t_{OAC}$  and  $t_{ACP}$  is delayed for 2 ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
18. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied
19.  $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_T$  in read-modify-write cycle.
20.  $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_T$  in read-modify-write cycle.
21. XXX: H or L (H:  $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$ , L:  $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$ )  
/////: Invalid Dout  
When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .


# HM514400D Series

## Timing Waveforms <sup>\*21</sup>

### Read Cycle




Early Write Cycle



# HM514400D Series

## Delayed Write Cycle \*15









# HM514400D Series

## RAS-Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle



# HM514400D Series


## Hidden Refresh Cycle






# HM514400D Series

## Fast Page Mode Early Write Cycle




Fast Page Mode Delayed Write Cycle \*<sup>15</sup>




# HM514400D Series

## Fast Page Mode Read-Modify-Write Cycle \* 15






Test Mode Cycle



# HM514400D Series

## Test Mode Set Cycle


$\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -Before  $\overline{\text{RAS}}$ -Refresh Cycle



# HM514400D Series

## Package Dimensions

HM514400DS/DLS Series (CP-26/20D)



---

## HM514400D Series

---

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30-00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 01628-585000  
Fax: 01628-585160

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 049318  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

---

## HM514400D Series

---

### Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Nov. 27, 1996	Initial issue	T. Oono	S.Suzuki
1.0	Nov. 13, 1997	Deletion of HM514400DTT Series		

---